EEWORLDEEWORLDEEWORLD

Part Number

Search

SI3453A-B02-GM

Description
IC POE PSE PORT CTLR QUAD 40QFN
CategoryWireless rf/communication    Telecom circuit   
File Size307KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

SI3453A-B02-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI3453A-B02-GM - - View Buy Now

SI3453A-B02-GM Overview

IC POE PSE PORT CTLR QUAD 40QFN

SI3453A-B02-GM Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Parts packaging codeQFN
package instructionHVQCCN,
Contacts40
Reach Compliance Codeunknown
JESD-30 codeS-XQCC-N40
length6 mm
Number of functions1
Number of terminals40
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Maximum seat height0.9 mm
Nominal supply voltage3.3 V
surface mountYES
Telecom integrated circuit typesTELECOM CIRCUIT
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width6 mm
Si3452/3
Q
U A D
H
IGH
- V
OLTA GE
P
ORT
C
O NT R O L L E R
Features
Each Si3452/3 High Voltage Port
Controller supports four PSE power
interfaces
Programmable current limits for PoE
(15.4 W), PoE+ (30 W), and
proprietary systems (up to 40 W) per
port
I
2
C interface requires no external
MCU for easy, low-cost management
of 4 to 48 ports by the host system.
Unique high-voltage component
integration simplifies design, lowers
power dissipation, minimizes
external BOM, and reduces PCB
footprint

Internal low-R
ON
power FETs with
current sense circuitry

Integrated transient voltage surge-
suppressors

DC disconnect (Si3453) or
proprietary dV/dt™ disconnect
(Si3452) sensing methods
FOR
P
O
E
AND
P
O
E+ PSE
S
Programmable architecture supports
IEEE 802.3af (PoE) and pre-
standard IEEE 802.3at (PoE+) PSEs

Programmable current limits for
PoE (350 mA) and PoE+
(600 mA), and custom limits to
850 mA

Per-port current and voltage
monitoring for sophisticated power
management and control

Power policing mode

Robust multi-point detection

Supports 1-Event and 2-Event
classification algorithms
Comprehensive, robust fault
protection circuitry

Supply under voltage lockout
(UVLO)

Output current limit and short
circuit protection

Foldback current limiting

Dual-threshold thermal overload
protection

Fault source reporting for
intelligent port management
Extended operating temperature
range: –10 to 85 ºC
Compact, 6×6 mm
2
, 40-pin QFN
package. RoHS-compliant
Ordering Information:
See page 29.
Pin Assignments
40-pin QFN
VOUT1
VOUT2
32
GND12
DET1
DET2
39
38
37
36
35
34
40
33
31
VEE2
30
29
28
27
RST
AD1
AD0
INT
VEE1
VEE
VREF
AIN
AOUT
AGND
RBIAS
AGND
NC
VEE4
1
2
3
4
5
6
7
8
9
10
19
11
12
13
14
15
16
17
18
20
VDD
DGND
AD0
AD1
AD2
AD2
AD3
RST
VEE3
AD3
Si3452
(Top View)
26
25
24
23
22
21
Applications
Power over Ethernet Endpoint
IP Phone Systems and iPBXs
switches and Midspans for IEEE Std
Metropolitan area networked WAPs,
cameras, and sensors
802.3af and 802.3at
Supports high power PDs, such as:
WiMAX ASN/BTS and CPE/ODU

Pan/Tilt/Zoom security cameras
systems

802.11n WAPs

Multi-band, multi-radio WAPs

Security and RFID systems

Industrial automation systems

Networked audio
VDD
VOUT4
GND34
See "8. Pin Descriptions" on page 26.
Rev. 0.42 2/09
Copyright © 2009 by Silicon Laboratories
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
VOUT3
SDA
DET4
DET3
SCL
NC
NC
Si3452/3
FPGA implementation of voltage meter
Using TLC on the FPGA Experimenter Box549AThe A/D conversion chip performs A/D conversion on the voltage input by the potentiometer and displays it on the digital tube. It is required to be written in...
万象封印 FPGA/CPLD
STC8 MCU Problem
Does the STC8H3K64S4 microcontroller have no EEPROM? The EEPROM is marked with IAP...
tangwei8802429 51mcu
How to configure the local component database in Capture CIS
[i=s]This post was last edited by ohahaha on 2016-1-29 09:42[/i] How to configure a local component database in Capture CIS Author: lam007 Every engineer needs to generate a BOM after making a schemat...
ohahaha PCB Design
Has anyone done STM32 DMA serial port receiving data?
DMA initialization program: #include "dma.h" u16 DMA1_MEM_LEN;//Save the length of each DMA data transfer //DMA1 channel configuration//The transmission form here is fixed, which needs to be modified ...
703359503 stm32/stm8
[Award Ceremony] BeagleBone Black Design Competition Finalists!
[color=#ff0000][font=微软雅黑][size=4]>>[/size][/font][/color][font=微软雅黑][size=4][url=https://www.eeworld.com.cn/huodong/2014BB_Black_competition/][color=#ff0000]BeagleBone Black Development Board DIY Cre...
maylove DSP and ARM Processors
Ultra-low voltage power devices: room for GaN?
1. While extensive efforts are driving GaN devices toward kilovolt applications, there are also huge opportunities on the ultra-low voltage (ULV) side, which is sometimes largely overlooked in the GaN...
石榴姐 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 947  1452  443  2920  2340  20  30  9  59  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号