EEWORLDEEWORLDEEWORLD

Part Number

Search

CB3LV-3C-50M0000-T

Description
HCMOS/TTL Output Clock Oscillator, 50MHz Nom, GREEN, CERAMIC PACKAGE-4
Categoryoscillator   
File Size1MB,4 Pages
ManufacturerCTS
Environmental Compliance  
Download Datasheet Parametric View All

CB3LV-3C-50M0000-T Overview

HCMOS/TTL Output Clock Oscillator, 50MHz Nom, GREEN, CERAMIC PACKAGE-4

CB3LV-3C-50M0000-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCTS
package instructionGREEN, CERAMIC PACKAGE-4
Reach Compliance Codecompliant
Is SamacsysN
Other featuresENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeHCMOS/TTL
Output load50 pF
physical size7.0mm x 5.0mm x 1.7mm
longest rise time5 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
Model CB3 & CB3LV
HCMOS/TTL CLOCK OSCILLATOR
FEATURES
Standard 7.0x5.0mm Surface Mount Footprint
HCMOS/TTL Compatible
Fundamental and 3
RD
Overtone Crystals
Frequency Range 1.5 – 160 MHz
Frequency Stability, ±50 ppm Standard
(±25 ppm and ±20 ppm available)
+3.3Vdc or +5.0Vdc Operation
Operating Temperature to –40°C to +85°C
Output Enable Standard
Tape & Reel Packaging
RoHS/Green Compliant (6/6)
DESCRIPTION
The CB3/CB3LV is a ceramic packaged Clock
oscillator offering reduced size and enhanced
stability. The small size means it is perfect for
any application. The enhanced stability means it
is the perfect choice for today’s communications
applications that require tight frequency control.
ORDERING INFORMATION
CB3
SUPPLY VOLTAGE
LV = +3.3Vdc
Blank = +5.0Vdc
FREQUENCY STABILITY
6 = ± 20 ppm
5 = ± 25 ppm
1
-
-
M
FREQUENCY IN MHz
M - indicates MHz and decimal point.
3
OPERATING TEMPERATURE RANGE
C = -20°C to +70°C (standard)
I = -40°C to +85°C
7 = ± 32 ppm
3 = ± 50 ppm (standard)
2 = ± 100 ppm
2
2
1] 6I Stability/Temperature combination is not available.
2] These stabilities are not recommended for new designs.
3] Frequency is recorded with only leading significant digits before the ‘M’ and 4 - 6 significant digits after the ‘M’ (including zeros).
[Ex. XMXXXXXX (3M579545), XXMXXXXX (14M31818), XXXMXXXX (125M0000)]
4] CTS Distributors may add a -T or -1 at the end of the part number to indicate Tape and Reel packaging.
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
Example Part Number: CB3LV-3C-32M7680 or CB3-3I-32M7680
Document No. 008-0256-0
Page 1 - 4
Rev. F
٠ ٠ ٠
CTS Electronic Components, Inc.
٠
171 Covington Drive
٠
Bloomingdale, IL 60108
٠ ٠ ٠
٠ ٠ ٠
www.ctscorp.com
٠ ٠ ٠
msp432 record 2-uart and display usage
The SDK explains it very clearly. It should be noted that the display can be output in different types. For now, we will use the serial port. You can also use LCD, Host, debug and other output types. ...
fish001 Microcontroller MCU
[EEWORLD 7th Community Star] September’s star is finally here (just released on November 3, still hot)
First of all, I would like to apologize to everyone here for not announcing the results of the September celebrity selection. Mainly in order to allow celebrity netizens to get the best gifts, we are ...
EEWORLD社区 Suggestions & Announcements
Clock Constraint Problems in Real-Time Video Acquisition and Transmission System Based on FPGA
I am working on a video acquisition and transmission system based on FPGA. The board is DE2-115, the camera has 500W pixels, and it is programmed in VerilogHDL in Quratus II and downloaded to the boar...
学堂猫猴子 FPGA/CPLD
[AB32VG1 Development Board Review] RTC Electronic Clock
[i=s]This post was last edited by jinglixixi on 2021-9-15 00:15[/i]AB32VG1 is equipped with an RTC timer. Using it to measure time can avoid the problem of base conversion in timing. Combining RTC wit...
jinglixixi Domestic Chip Exchange
Common digital circuit Verilog language expression
Level-sensitive 1-bit data latchmodule latch_1(q,d,clk); output q; input d,clk; assign q = clk ? d : q; //When the clock signal is high, latch the input dataendmodule 1 -bit data latch with set and re...
eeleader FPGA/CPLD
CANoe's osek_tp.dll interface
Is there anyone familiar with the osek_tp.dll interface of CANoe? When I create a connection using CanTpCreateConnection(), the return value is -1. Do I need to configure something else?...
wangjiawei0930 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 282  2804  1831  1152  735  6  57  37  24  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号