w
DESCRIPTION
The WM5102
[1]
is a highly-integrated low-power audio
system for smartphones, tablets and other portable audio
devices. It combines wideband telephony voice processing
with a flexible, high-performance audio hub CODEC.
The WM5102 digital core provides a powerful combination
of fixed-function signal processing blocks with a
programmable DSP. These are supported by a fully-flexible,
all-digital audio mixing and routing engine with sample rate
converters, for wide use-case flexibility. The programmable
DSP supports a range of audio processing software
packages (supplied separately); user-programmed solutions
can also be supported. Fixed-function signal processing
blocks include filters, EQ, dynamics processors and sample
rate converters.
A SLIMbus interface supports multi-channel audio paths and
host control register access. Multiple sample rates are
supported concurrently via the SLIMbus interface. Three
further digital audio interfaces are provided, each supporting
a wide range of standard audio sample rates and serial
interface formats. Automatic sample rate detection enables
seamless wideband/narrowband voice call handover.
Two stereo headphone drivers each provide stereo ground-
referenced or mono BTL outputs, with noise levels as low as
2.3μV
RMS
for hi-fi quality line or headphone output. The
CODEC also features stereo 2W Class-D speaker outputs, a
dedicated BTL earpiece output and PDM for external
speaker amplifiers. A signal generator for controlling haptics
devices is included; vibe actuators can connect directly to
the Class-D speaker output, or via an external driver on the
PDM output interface. All inputs, outputs and system
interfaces can function concurrently.
The WM5102 supports up to six microphone inputs, each
either analogue or PDM digital. Microphone activity
detection with interrupt is available. A smart accessory
interface supports most standard 3.5mm accessories.
Impedance sensing and measurement is provided for
external accessory and push-button detection.
The WM5102 power, clocking and output driver
architectures are all designed to maximise battery life in
voice, music and standby modes. Low-power ‘Sleep’ is
supported, with configurable wake-up events. The WM5102
is powered from a 1.8V external supply. A separate supply is
required for the Class D speaker drivers (typically direct
connection to 4.2V battery).
Two integrated FLLs provide support for a wide range of
system clock frequencies. The WM5102 is configured using
the I2C, SPI or SLIMbus interfaces. The fully-differential
internal analogue architecture, minimal analogue signal
paths and on-chip RF noise filters ensure a very high degree
of noise immunity.
WM5102
Audio Hub CODEC with Voice Processor DSP
FEATURES
Audio hub CODEC with integrated voice processor DSP
Programmable DSP capability for audio processing
Fixed function signal processing functions
-
-
Wind noise, sidetone and other programmable filters
Dynamic Range Control, Fully parametric EQs
- Tone, Noise, PWM, Haptic control signal generators
Multi-channel asynchronous sample rate conversion
Integrated 6/7 channel 24-bit hi-fi audio hub CODEC
-
6 ADCs, 96dB SNR microphone input (48kHz)
- 7 DACs, 113dB SNR headphone playback (48kHz)
Audio inputs
- Up to 6 analogue or digital microphone inputs
- Single-ended or differential mic/line inputs
Multi-purpose headphone / earpiece / line output drivers
-
-
-
-
-
2 stereo output paths
29mW into 32Ω load at 0.1% THD+N
100mW into 32Ω BTL load at 5% THD+N
6.5mW typical headphone playback power consumption
Pop suppression functions
- 2.3µV
RMS
noise floor (A-weighted)
Mono BTL earpiece output driver
2 x 2W stereo Class D speaker output drivers
- Direct drive of external haptics vibe actuators
Two-channel digital speaker (PDM) interface
SLIMbus® audio and control interface
3 full digital audio interfaces
-
-
-
Standard sample rates from 4kHz up to 192kHz
Ultrasonic accessory function support
TDM support on all AIFs
- 8 channel input and output on AIF1
Flexible clocking, derived from MCLKn, BCLKn or SLIMbus
2 low-power FLLs support reference clocks down to 32kHz
Advanced accessory detection functions
- Low-power standby mode and configurable wake-up
Configurable functions on 5 GPIO pins
Integrated LDO regulators and charge pumps
Support for single 1.8V supply operation
Small W-CSP package, 0.4mm pitch
APPLICATIONS
Smartphones and Multimedia handsets
Tablets and Mobile Internet Devices (MID)
General-purpose low-power audio CODEC hub
WOLFSON MICROELECTRONICS plc
[1]
This product is protected by Patents
US 7,622,984, US 7,626,445, US 7,765,019 and GB 2,432,765
Product Brief, June 2014, Rev 4.2
Copyright
2014
Wolfson Microelectronics plc
Production Data
WM5102
TABLE OF CONTENTS
DESCRIPTION ....................................................................................................... 1
FEATURES ............................................................................................................ 1
APPLICATIONS..................................................................................................... 1
BLOCK DIAGRAM ................................................................................................ 2
TABLE OF CONTENTS ......................................................................................... 3
PIN CONFIGURATION .......................................................................................... 4
ORDERING INFORMATION .................................................................................. 4
PIN DESCRIPTION ................................................................................................ 5
ABSOLUTE MAXIMUM RATINGS ........................................................................ 8
RECOMMENDED OPERATING CONDITIONS ..................................................... 9
ELECTRICAL CHARACTERISTICS ................................................................... 10
TERMINOLOGY ............................................................................................................... 21
DEVICE DESCRIPTION ...................................................................................... 22
INTRODUCTION .............................................................................................................. 22
HI-FI AUDIO CODEC ....................................................................................................... 22
DIGITAL AUDIO CORE ................................................................................................... 23
DIGITAL INTERFACES ................................................................................................... 23
OTHER FEATURES......................................................................................................... 24
RECOMMENDED EXTERNAL COMPONENTS.................................................. 25
PACKAGE DIMENSIONS .................................................................................... 26
IMPORTANT NOTICE ......................................................................................... 27
ADDRESS: ....................................................................................................................... 27
REVISION HISTORY ........................................................................................... 28
w
Product Brief, June 2014, Rev 4.2
3
Production Data
WM5102
PIN DESCRIPTION
A description of each pin on the WM5102 is provided below.
Note that, where multiple pins share a common name, these pins should be tied together on the PCB.
All Digital Output pins are CMOS outputs, unless otherwise stated.
PIN NO
B3, B4, B7,
C3, C4, C5,
C6, C7, C8,
F2, F3, G3,
H3, J3, L3
J13
J11
J12
J8
K5
M9
L8
L6
L5
K4
M5
L4
A3, A7, M3
L11
L12
M13
K9
L13
K12
K11
B9
B10
A10
A9
C11
B11
A11
C10
C9
G13, M10
M6
M4
G11, M8
E5, E6, E7,
E8, E9, F5,
F6, F7, F8,
F9, G5, G6,
G7, G8, G9,
G12, H5, H6,
H7, H8, H9,
M7
A4
A5
NAME
AGND
Supply
TYPE
DESCRIPTION
Analogue ground (Return path for AVDD)
AIF1BCLK
AIF1RXDAT
AIF1LRCLK
AIF1TXDAT
AIF2BCLK
AIF2RXDAT
AIF2LRCLK
AIF2TXDAT
AIF3BCLK
AIF3RXDAT
AIF3LRCLK
AIF3TXDAT
AVDD
CIF2SS
¯¯¯¯¯¯
CIF2SCLK
CIF2MOSI
CIF2MISO
CIF1ADDR
CIF1SCLK
CIF1SDA
CP1CA
CP1CB
CP1VOUTN
CP1VOUTP
CP2CA
CP2CB
CP2VOUT
CPGND
CPVDD
DBVDD1
DBVDD2
DBVDD3
DCVDD
DGND
Digital Input / Output
Digital Input
Digital Input / Output
Digital Output
Digital Input / Output
Digital Input
Digital Input / Output
Digital Output
Digital Input / Output
Digital Input
Digital Input / Output
Digital Output
Supply
Digital Input
Digital Input
Digital Input
Digital Output
Digital Input
Digital Input
Digital Input / Output
Analogue Output
Analogue Output
Analogue Output
Analogue Output
Analogue Output
Analogue Output
Analogue Output
Supply
Supply
Supply
Supply
Supply
Supply
Supply
Audio interface 1 bit clock
Audio interface 1 RX digital audio data
Audio interface 1 left / right clock
Audio interface 1 TX digital audio data
Audio interface 2 bit clock
Audio interface 2 RX digital audio data
Audio interface 2 left / right clock
Audio interface 2 TX digital audio data
Audio interface 3 bit clock
Audio interface 3 RX digital audio data
Audio interface 3 left / right clock
Audio interface 3 TX digital audio data
Analogue supply
Control interface 2 Slave Select (SS)
Control interface 2 clock input
Control interface 2 Master Out / Slave In data
Control interface 2 Master In / Slave Out data
Control interface 1 (I2C) address select
Control interface 1 clock input
Control interface 1 data input and output / acknowledge output.
The output function is implemented as an Open Drain circuit.
Charge pump 1 fly-back capacitor pin
Charge pump 1 fly-back capacitor pin
Charge pump 1 negative output decoupling pin
Charge pump 1 positive output decoupling pin
Charge pump 2 fly-back capacitor pin
Charge pump 2 fly-back capacitor pin
Charge pump 2 output decoupling pin / Supply for LDO2
Charge pump 1 & 2 ground (Return path for CPVDD)
Supply for Charge Pump 1 & 2
Digital buffer (I/O) supply (core functions and Audio Interface 1)
Digital buffer (I/O) supply (for Audio Interface 2)
Digital buffer (I/O) supply (for Audio Interface 3)
Digital core supply
Digital ground
(Return path for DCVDD, DBVDD1, DBVDD2 and DBVDD3)
EPOUTP
EPOUTN
Analogue Output
Analogue Output
Earpiece positive output
Earpiece negative output
Product Brief, June 2014, Rev 4.2
5
w
京公网安备 11010802033920号
EEWORLD
