EEWORLDEEWORLDEEWORLD

Part Number

Search

510CCAM400000BAG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510CCAM400000BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
510CCAM400000BAG - - View Buy Now

510CCAM400000BAG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510CCAM400000BAG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency400kHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing4-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
[LPC54102] Details on FFT and using the DSP FFT library on M4
[i=s]This post was last edited by weizhongc on 2015-4-28 01:28[/i] I made a spectrum display a few days ago. I really wanted to give it to my girlfriend. I spent several nights making it, but I decide...
weizhongc NXP MCU
17 "Ten Thousand Miles" Raspberry Pi Car——VSCode Learning (Compiling and Debugging)
I've been programming in C++ recently, and I'm increasingly aware of the importance of having an IDE. Fortunately, I can use VSCode on the Raspberry Pi system. This software is much more complicated t...
lb8820265 Creative Market
Analysis and solution of common problems in L6562 single-stage PFC design
[size=3]L6562 single-stage PFC design common problems analysis and solutions[/size][p=null, 2, left][color=rgb(62, 62, 62)]I believe that most friends who are engaged in power supply design have come ...
木犯001号 Power technology
[Help] How to convert a 56MHZ sinusoidal signal (center point 0 level) into TTL or CMOS level?
Ask an expert: [Help] How to convert a 56MHZ sinusoidal signal (center point 0 level) into TTL or CMOS level? I want to use FPGA to count a 56MHZ sinusoidal signal (center point 0 level). The center p...
nios2xzb Analog electronics
CRC check problem
I experimented with the CRC16 routine of NXP810 and found that LPC_CRC->WR_DATA_WORD = 0x3534; if (LPC_CRC->SUM != 0xD7D6) { /* §°LED */ while (1) { LPC_GPIO_PORT->PIN0 &= ~LED; /* LED */ myDelay(100)...
chenbingjy NXP MCU
【Recruitment】Senior Product Marketing Engineer__Shanghai__2014/06/10
Hello, thank you for reading this post. This position is located in Shanghai, in a company with a very promising future in the field of LED drivers. The company is now developing rapidly and has a lar...
fullbridge Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1142  987  1185  2901  2392  23  20  24  59  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号