EEWORLDEEWORLDEEWORLD

Part Number

Search

WF128K16-60CQ5A

Description
5V FLASH MODULE
File Size158KB,11 Pages
ManufacturerETC
Download Datasheet View All

WF128K16-60CQ5A Overview

5V FLASH MODULE

WF128K16, WF256K16-XCX5
5V FLASH MODULE
FEATURES
s
Access Times of 50, 60, 70, 90, 120 and 150ns
s
40 pin Ceramic DIP (Package 303)
s
Organized as 128Kx16 and 256Kx16
s
Sector Architecture
• 8 equal size sectors of 16KBytes each per chip
• Any combination of sectors can be concurrently erased.
Also supports full chip erase
s
100,000 Erase/Program Cycles Minimum (0°C to 70°C)
s
Data Retention, 10 Years at 125°C
s
Commercial, Industrial and Military Temperature Ranges
s
5 Volt Programming; 5V
±10%
Supply
s
Low Power CMOS
s
Embedded Erase and Program Algorithms
s
TTL Compatible Inputs and CMOS Outputs
s
Built-in Decoupling Caps and Multiple Ground Pins for Low
Noise Operation
s
Page Program Operation and Internal Program Control Time
* This data sheet describes a product under development, not fully
characterized, and is subject to change without notice.
Note: Programming information available upon request.
PRELIMINARY *
FIG. 1
PIN CONFIGURATION AND BLOCK DIAGRAM
TOP VIEW
CS2*/NC
CS1
I/O15
I/O14
I/O13
I/O12
I/O11
I/O10
I/O9
I/O8
GND
I/O7
I/O6
I/O5
I/O4
I/O3
I/O2
I/O1
I/O0
OE
PIN DESCRIPTION
V
CC
WE
A16
A15
A14
A13
A12
A11
A10
A9
GND
A8
A7
A6
A5
A4
A3
A2
A1
A0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
A
0
-
16
I/O
0-15
CS
1
-
2
OE
WE
V
CC
GND
Address Inputs
Data Input/Output
Chip Selects
Output Enable
Write Enable
+5.0V Power
Ground
7
BLOCK DIAGRAM
FOR WF256K16-XCX5
I/O
0-7
WE
OE
A
0-16
I/O
8-15
FLASH MODULES
*
CS
2
for 256Kx16 and NC for 128Kx16
BLOCK DIAGRAM
FOR WF128K16-XCX5
I/O
0-7
WE
OE
A
0-16
I/O
8-15
128K x 8
128K x 8
128K x 8
128K x 8
128K x 8
128K x 8
CS
1
(1)
CS
2
(1)
CS
1
NOTE:
1. CS
1
and CS
2
are used to select the lower and upper 128Kx16 of the
device. CS
1
and CS
2
must not be enabled at the same time.
October 1998
1
White Microelectronics • Phoenix, AZ • (602) 437-1520
How to design a class to store data
I designed a dialog box, and by clicking a button control, I can import data and store it in an array. Before, I wrote the code in the function of this control, but now I want to store this data in a ...
gesonglin007 Embedded System
CPLD square wave signal frequency acquisition scheme design problem
Recently, there is a small topic: Use CPLD and STM32 microcontroller to design a board with 12 signal input interfaces (each interface is independent and has its own fixed address). When 1 to 4 square...
燕园技术宅 FPGA/CPLD
About SMT
The SMT market seems to be in a downturn recently? Is the R&D company not doing well?...
kaime PCB Design
Ai Knowledge Everyone Talks
Ai knowledge, please enlighten me...
highelfly PCB Design
Emergency help, Keil compile error Error: L6218E
I'm asking for help from all the experts. I wrote a small program to drive the P2_7 LED, but an error occurred Error: L6218E:. The source code is as follows: The c functions and header files are based...
yishuiyuntian NXP MCU
The LM3S9B96 chip flash is locked, how to fix it?
JLINK download error: Could not initialize target device! Please power cycle the board and try again. Is the LM3S9B96 chip flash locked? How to fix it?...
qujian112 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1328  5  2605  1417  211  27  1  53  29  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号