EEWORLDEEWORLDEEWORLD

Part Number

Search

550AC250M000DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AC250M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550AC250M000DG - - View Buy Now

550AC250M000DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AC250M000DG Parametric

Parameter NameAttribute value
typeVCXO
frequency250MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±150ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Power Integrity Design
In circuit design , we are generally concerned about the quality of signals, but sometimes we tend to limit our research to signal lines and treat power and ground as ideal situations. Although this c...
jimmyjf Power technology
Electronic design information
...
楞伽山人 Analog electronics
Common knowledge of inductors
Inductor coils are also one of the commonly used components in household appliances, instruments and other electronic products. They are electronic components that work on the principle of electromagn...
Jacktang Analogue and Mixed Signal
The dialing function rasDial written in c# in wm always reports error 691, but manual dialing works
Hello everyone! I used ras to create an entry in phonebookEntry to dial China Telecom's #777, with the username ctnet@mycdma.cn and the password vnet.mobile, and set the parameters as follows: rasEntr...
17584681 Embedded System
Long distance wireless data transmission module
The stratosphere is about 40km above the earth. Is there any relevant wireless data transmission module that can achieve the purpose of transmitting jpg?...
zhuzhichao RF/Wirelessly
GPIO control under wince! Thank you
Hardware platform: 2410 Software: wince420 In the application, IIS has 4 lines, one of which is the control of the left and right channels (LRCLK). When setting the GPIO register, it must be set to th...
pipitu Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 746  679  1667  2541  1635  16  14  34  52  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号