EEWORLDEEWORLDEEWORLD

Part Number

Search

550AF248M832DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AF248M832DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550AF248M832DG - - View Buy Now

550AF248M832DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AF248M832DG Parametric

Parameter NameAttribute value
typeVCXO
frequency248.832MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±100ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Flash player transplantation issues
I found the source code of a flash player, flash5, and ported it to run on the wince6 platform. There are images, but no sound. I found FlashSoundInit(flashHandle, "/dev/dsp"); Because there is no dsp...
xiaoxiao818 Embedded System
Why can't I enter the interrupt? Can any senior help me look at the program?
The following code implements the capture of falling edge interrupts with PB0, and then counts Pulse_N in the interrupt routine. However, I found during debugging that it cannot enter the interrupt fu...
servent Embedded System
Which products are better suited for using TPS65051RSMR? Why?
Which products are better suited for using TPS65051RSMR? Why?...
w119457119 Analogue and Mixed Signal
[Solved] The mystery of serial port debugging
Here are the puzzles about ufun serial port 1: This is my program source code #include #include "sys.h" #include #include #include "my_uart.h" #include "delay.h" // void RCC_Config(void) { ErrorStatus...
liu583685 stm32/stm8
CD-ROM "Mastering VerilogHDL Language Programming"
Source code: The CD-ROM of this book provides complete Verilog HDL program codes for the examples from Chapter 15 to Chapter 23. For easy reference, each chapter example is filed in the corresponding ...
maxmax007 FPGA/CPLD
lpc1114 DIY progress (POV + wireless power supply)
Yesterday the problem was that the simulation could be done, but the downloaded program would not run. It could be executed last night. Haha, everything is OK. Today I added the positioning circuit an...
mlyxlpk007 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 26  961  330  597  1605  1  20  7  13  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号