• Page size is 8 words: Fast page read access from
random locations within the page.
Sector Architecture
• Bank A (16Mb): 4Kw x 8 and 32 Kw x 31
• Bank B (48Mb): 32Kw x 96
• Bank C (48Mb): 32Kw x 96
• Bank D (16Mb): 4Kw x 8 and 3Kw x 31
Both top and bottom boot blocks
Zero Power Operation
Organized as 8Mx32, user configurable as 2x8Mx16
Commercial, Industrial and Military Temperature
Ranges
3.3 Volt for read, erase and write operations
Simultaneous read/write operations:
• Data can be continuously read from one bank
while executing erase/program functions in
another bank
• Zero latency between read and write operations
Erase Suspend/Resume
• Suspends erase operations to allow read or
programming in other sectors of same bank
Data Polling and Toggle Bits
• Provides a software method of detecting the status
of program or erase cycles
* This product is subject to change without notice.
Unlock Bypass Program command
• Reduces overall programming time when issuing
multiple program command sequences
Ready/Busy# output (RY/BY#)
• Hardware method for detecting program or erase
cycle completion
Hardware reset pin (RESET#)
• Hardware method of resetting the internal state
machine to the read mode
WP#/ACC input pin
• Write protect (WP#) function allows protection of
two outermost boot sector, regardless of sector
protect status
• Acceleration (ACC) function accelerates program
timing
Persistent Sector Protection
• A command sector protection method of locking
combinations of individual sectors and sector
groups to prevent program or erase operation
within that sector
Password Sector Protection or Cancellation
• A sector protection method to lock combinations
of individual sectors and sector groups to prevent
program or erase operations within that sector
using a user-defined 64-bit password.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
April 2006
Rev. 3
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
FIG 1: PIN CONFIGURATION
FOR W78M32V-XBX (TOP VIEW)
W78M32V-XBX
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
V
IO
2
GND
3
GND
4
GND
5
V
CC
6
VIO
7
GND
8
GND
9 10
GND
V
CC
PIN DESCRIPTION
DQ
0-31
A
0-22
WE#
1-2
CS#
1-2
OE#
RESET#
WP#/ACC
RY/BY#
V
CC
V
IO
GND
DNU
NC
Data Inputs/Outputs
Address Inputs
Write Enables
Chip Selects
Output Enable
Hardware Reset
Hardware Write
Protection/Acceleration
Ready/Busy Output
Power Supply
I/O Power Supply
Ground
Do Not Use
Not Connected
GND
DQ25
WE
2
#
V
IO
NC
DNU
NC
V
CC
V
IO
V
CC
DQ17
DQ27
DQ29
DQ31
NC
NC
NC
NC
V
CC
V
IO
DQ24
DQ19
DQ21
DQ23
NC
NC
NC
NC
V
IO
V
CC
DQ16
DQ26
DQ28
DQ30
NC
NC
NC
NC
V
CC
GND
CS
2
#
DQ18
DQ20
DQ22
NC
NC
NC
NC
GND
GND
OE#
A0
A22
V
CC
A12
A16
A21
A20
GND
GND
A2
WP#/A
CC
A11
GND
V
IO
A7
A10
A15
GND
GND
A3
A6
A9
V
CC
GND
A1
RESET#
A13
GND
GND
A4
A17
RY/BY#
GND
A14
A5
A18
A8
GND
BLOCK DIAGRAM
GND
NC
NC
NC
DNU*
DQ9
DQ4
WE
1
#
A19
GND
WE1#
WE2#
CS2#
CS1#
RY/BY#
RESET#
OE#
A
0-22
V
IO
NC
NC
NC
NC
DQ1
DQ11
DQ6
DQ15
V
IO
V
CC
NC
NC
NC
NC
DQ8
DQ3
DQ13
DQ7
V
CC
V
IO
NC
NC
NC
NC
DQ0
DQ10
DQ5
DQ14
V
IO
8M X 16
8M X 16
V
CC
V
CC
NC
NC
NC
CS
1
#
DQ2
DQ12
GND
V
CC
WP#/ACC
V
IO
GND
GND
GND
V
IO
V
CC
GND
GND
GND
V
IO
DQ
0-15
DQ
16-31
*Ball L5 is reserved for A23 on future upgrades
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
April 2006
Rev. 3
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
GENERAL DESCRIPTION
The W78M32V-XBX is a 256Mb, 3.3 volt-only Page Mode
and Simultaneous Read/Write Flash memory device.
The device offers fast page access times allowing high
speed microprocessors to operate without wait states.
To eliminate bus contention the device has separate chip
enable (CS#), write enable (WE#) and output enable (OE#)
controls. Simultaneous Read/Write Operation with Zero
Latency.
The Simultaneous Read/Write architecture provides
simultaneous operation
by dividing the memory space
into 4 banks, which can be considered to be four separate
memory arrays as far as certain operations are concerned.
The device can improve overall system performance by
allowing a host system to program or erase in one bank,
then immediately and simultaneously read from another
bank with zero latency (with two simultaneous operations
operating at any one time). This releases the system from
waiting for the completion of a program or erase operation,
greatly improving system performance.
The device can be organized in both top and bottom sector
configurations. The banks are organized as follows:
W78M32V-XBX
JEDEC 42.4 single-power-supply Flash standard.
Commands are written to the command register using
standard microprocessor write timing. Register contents
serve as inputs to an internal state-machine that controls the
erase and programming circuitry. Write cycles also internally
latch addresses and data needed for the programming and
erase operations. Reading data out of the device is similar
to reading from other Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. The Unlock Bypass mode facilitates
faster programming times by requiring only two write cycles
to program data instead of four. Device erasure occurs by
executing the erase command sequence.
The host system can detect whether a program or erase
operation is complete by reading the DQ7 (Data# Polling)
and DQ6 (toggle)
status bits.
After a program or erase cycle
has been completed, the device is ready to read array data
or accept another command.
The sector erase architecture allows memory sectors to
be erased and reprogrammed without affecting the data
contents of other sectors.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write operations
during power transitions. The hardware sector protection
feature disables both program and erase operations in any
combination of sectors of memory. This can be achieved
in-system or via programming equipment.
The Erase Suspend/Erase Resume
feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If
a read is needed from the SecSi Sector area (One Time
Program area) after an erase suspend, then the user must
use the proper command sequence to enter and exit this
region.
The device offers two power-saving features. When
addresses have been stable for a specified amount of time,
the device enters the automatic sleep mode. The system
can also place the device into the standby mode. Power
consumption is greatly reduced in both these modes.
Bank
A
B
C
D
Sectors
16 Mbit (4 Kw x 8 and 32 Kw x 31)
48 Mbit (32 Kw x 96)
48 Mbit (32 Kw x 96)
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Page Mode Features
The page size is 8 words. After initial page access is
accomplished, the page mode operation provides fast read
access speed of random locations within that page.
Standard Flash Memory
Features
The device requires a 3.3 volt power supply for both read and
write functions. Internally generated and regulated voltages
are provided for the program and erase operations.
The device is entirely command set compatible with the
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
April 2006
Rev. 3
3
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register itself
does not occupy any addressable memory location. The
register is a latch used to store the commands, along with
the address and data information needed to execute the
W78M32V-XBX
command. The contents of the register serve as inputs
to the internal state machine. The state machine outputs
dictate the function of the device.
Table 1
lists the device
bus operations, the inputs and control levels they require,
and the resulting output. The following subsections describe
each of these operations in further detail.
TABLE 1. DEVICE BUS OPERATION
3
Operation
Read
Write
Standby
Output Disable
Reset
Temporary Sector Unprotect (High
Voltage
CS#
L
L
V
IO
±
0.3 V
L
X
X
OE#
L
H
X
H
X
X
WE#
H
L
X
H
X
X
RESET#
H
H
V
IO
±
0.3 V
H
L
V
ID
WP#/ACC
X
X
X (Note 2)
X
X
X
Addresses
(A22-A0)
A
IN
A
IN
X
X
X
A
IN
DQ15-DQ0
D
OUT
D
IN
High-Z
High-Z
High-Z
D
IN
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH,
V
ID
= 11.5-12.5 V, V
HH
= 8.5-9.5 V, X = Don’t Care, SA = Sector Address, A
IN
= Address In, D
IN
= Data In,
D
OUT
= Data Out
Notes:
1. The sector protect and sector unprotect functions may also be Implemented via programming equipment. See the High Voltage Sector Protection section.
2. WP#/ACC must be high when writing to sectors 0, 1, 268, or 269.
3. For each chip
REQUIREMENTS FOR READING
ARRAY DATA
To read array data from the outputs, the system must drive
the OE# and appropriate CS# pins to V
IL
. CS# is the power
control. OE# is the output control and gates array data to
the output pins. WE# should remain at V
IH.
The internal state machine is set for reading array data upon
device power-up, or after a hardware reset. This ensures
that no spurious alteration of the memory content occurs
during the power transition. No command is necessary in
this mode to obtain array data. Standard microprocessor
read cycles that assert valid addresses on the device
address inputs produce valid data on the device data
outputs. Each bank remains enabled for read access until
the command register contents are altered.
Refer to the
AC Characteristics
table for timing specifications
and to Figure 11 for the timing diagram. I
CC1
in the
DC Characteristics table represents the active current
specification for reading array data.
April 2006
Rev. 3
4
Random Read (Non-Page Read)
Address access time (t
ACC
) is equal to the delay from stable
addresses to valid output data. The chip enable access
time (t
CS
) is the delay from the stable addresses and stable
CS# to valid data at the output inputs. The output enable
access time is the delay from the falling edge of the OE#
to valid data at the output inputs (assuming the addresses
have been stable for at least t
ACC
–t
OE
time).
Page Mode Read
The device is capable of fast page mode read and is
compatible with the page mode Mask ROM read operation.
This mode provides faster read access speed for random
locations within a page. Address bits A22–A3 select an 8
word page, and address bits A2–A0 select a specific word
within that page. This is an asynchronous operation with the
microprocessor supplying the specific word location.
The random or initial page access is t
ACC
or t
CS
and
subsequent page read accesses (as long as the locations
specified by the microprocessor falls within that page) is
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
White Electronic Designs
equivalent to t
PACC
. When CS# is deasserted (CS#=V
IH
),
the reassertion of CS# for subsequent access has access
time of t
ACC
or t
CS
. Here again, CS# selects the device and
OE# is the output control and should be used to gate data
to the output inputs if the device is selected. Fast page
mode accesses are obtained by keeping A22–A3 constant
and changing A2–A0 to select the specific word within that
page.
W78M32V-XBX
The device features an
Unlock Bypass
mode to facilitate
faster programming. Once a bank enters the Unlock Bypass
mode, only two write cycles are required to program a word,
instead of four. The “Word Program Command Sequence”
section has details on programming data to the device using
both standard and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sectors,
or the entire device.
Table 4
indicates the address space
that each sector occupies. A “bank address” is the address
bits required to uniquely select a bank. Similarly, a “sector
address” refers to the address bits required to uniquely
select a sector. The “Command Definitions” section has
details on erasing a sector or the entire chip, or suspending/
resuming the erase operation.
I
CC2
in the DC Characteristics table represents the
active current specification for the write mode. The
AC
Characteristics
section contains timing specification tables
and timing diagrams for write operations.
Accelerated Program Operation
The device offers accelerated program operations through
the A
CC
function. This function is primarily intended to allow
faster manufacturing throughput at the factory.
If the system asserts V
HH
on this pin, the device automatically
enters the mentioned Unlock Bypass mode, temporarily
unprotects any protected sectors, and uses the higher
voltage on the pin to reduce the time required for program
operations. The system would use a two-cycle program
command sequence as required by the Unlock Bypass
mode. Removing V
HH
from the WP#/ACC pin returns the
device to normal operation. Note that V
HH
must not be
asserted on WP#/ACC for operations other than accelerated
programming, or device damage may result. In addition,
the WP#/ACC pin should be raised to V
CC
when not in
use. That is, the WP#/ACC pin should not be left floating
or unconnected; inconsistent behavior of the device may
result.
Autoselect Functions
If the system writes the autoselect command sequence, the
device enters the autoselect mode. The system can then
read autoselect codes from the internal register (which is
separate from the memory array) on DQ63–DQ0. Standard
read cycle timings apply in this mode. Refer to the
Autoselect
Mode
and
Autoselect Command Sequence
sections for
more information.
TABLE 2. PAGE SELECT
Word
Word 0
Word 1
Word 2
Word 3
Word 4
Word 5
Word 6
Word 7
A2
0
0
0
0
1
1
1
1
A1
0
0
1
1
0
0
1
1
A0
0
1
0
1
0
1
0
1
SIMULTANEOUS OPERATION
In addition to the conventional features (read, program,
erase-suspend read, and erase-suspend program), the
device is capable of reading data from one bank of memory
while a program or erase operation is in progress in another
bank of memory (simultaneous operation). The bank can be
selected by bank addresses (A22–A20) with zero latency.
The simultaneous operation can execute multi-function
mode in the same bank.
TABLE 3. BANK SELECT
Bank
Bank A
Bank B
Bank C
Bank D
A22-A20
000
001, 010, 011
100, 101, 110
111
WRITING COMMANDS/COMMAND
SEQUENCES
To write a command or command sequence (which includes
programming data to the device and erasing sectors of
memory), the system must drive WE# and CS# to V
IL
, and
OE# to V
IH
.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
April 2006
Rev. 3
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
I have installed .net1.0 and .net2.0 on my development computer. So is the program I developed for .net1.0 or 2.0? Do I need to install 1.0 and 2.0 on wince5.0 to run it? Please help me. I still can't...
[p=30, 2, left][size=4][color=#ff0000]Allergo Seven Tips[/color][/size][/p][p=30, 2, left]—[1] How to make the hollow circle pad display normally? How to make the broken lines at the corners display s...
I am using a TQ2440 development board and want it to be recognized as a network card by the PC when connected to the PC via USB. What features should I add to the system image under PB5.0? Is it enoug...
Hardware designers have begun to adopt FPGA technology in high-performance DSP designs because it can provide 10-100 times faster computing than PC-based or microcontroller-based solutions. Previou...[Details]
At present, the traffic congestion in cities is quite serious. According to relevant news reports: In China, the traffic congestion has expanded from megacities such as Beijing, Shanghai, and Guang...[Details]
With the advocacy and implementation of the government's Safe City Plan, the security market has increasingly higher requirements for the clarity of surveillance images. Imagine that after a case o...[Details]
According to the Industrial Technology Research Institute of Taiwan, due to factors such as the oil crisis and global warming, the issues of energy conservation and environmental protection have at...[Details]
Liquid crystal display (LCD) panels have a wide range of applications, from small portable electronic devices to large fixed devices, including digital cameras, laptops, personal data assistants, d...[Details]
When the so-called "copycat phones" that flood the domestic mobile phone market move towards large screens, stereo amplifiers, touch controls, and even GPS navigation and mobile TV, the homogeneity...[Details]
A few days ago, I bought an 8LED flashlight in the market (the flashlight uses No. 5 batteries). Because I had other things to do, I didn't pay attention when purchasing it. When I got home and use...[Details]
Every time I go home and walk up the stairs, I am always scared. The corridor lights are often broken, and no one changes the bulbs, or they are not smart enough and need to be operated manually. E...[Details]
The capacity of a battery depends on the amount of charge and discharge, in addition to some factors of the battery itself. Obviously, if the charge and discharge of the battery can be recorded all...[Details]
1 Introduction
Power supply ripple will interfere with the normal operation of electronic equipment, causing malfunctions such as computer crashes, data processing errors and control system fa...[Details]
The overall operating performance of an electric car depends first on its battery system and motor drive system. The drive system of an electric car is generally composed of three main parts: a con...[Details]
In the TV monitoring system, in order to complete the collection of information from various information points (video, audio, alarm signal) and the control of various front-end devices (PTZ, lens,...[Details]
As a new type of centralized and decentralized elevator control system, serial communication has been widely used in China. Compared with the previous centralized and unified control system, each s...[Details]
Synchronous buck designs are becoming increasingly difficult, and the selection of suitable ICs is becoming quite narrow. This Design Idea combines a current-mode PWM IC used in a flyback regulator...[Details]
Various electronic and electromagnetic interference inside and outside the car often puts automotive electronic equipment in dangerous working conditions, degrading the performance of electronic eq...[Details]
Talking
京公网安备 11010802033920号
EEWORLD
