EEWORLDEEWORLDEEWORLD

Part Number

Search

534AB000121DG

Description
QUAD FREQUENCY XO, OE PIN 2
CategoryPassive components   
File Size445KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

534AB000121DG Online Shopping

Suppliers Part Number Price MOQ In stock  
534AB000121DG - - View Buy Now

534AB000121DG Overview

QUAD FREQUENCY XO, OE PIN 2

534AB000121DG Parametric

Parameter NameAttribute value
typeXO (Standard)
Frequency - Output 1622.08MHz
Frequency - Output 2644.53125MHz
Frequency - Output 3669.32658MHz
Frequency - Output 4690.569196MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)121mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing8-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si534
R
EVISION
D
Q
UAD
F
R E Q U E N C Y
C
RYSTAL
O
S C I L L A T O R
(XO)
(10 M H
Z TO
1 . 4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Four selectable output frequencies
®
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Description
The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si534
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si534 uses one fixed crystal to
provide a wide range of output frequencies. This IC-based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si534 IC-based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
FS[1]
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS[0]
(CMOS)
OE
GND
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si534
Motorola Electronic Design Competition Outstanding Works (Part 2)
[i=s]This post was last edited by paulhyde on 2014-9-15 08:55[/i]...
clark Electronics Design Contest
TPS7333Q
I would like to ask the experts: I use TPS7333Q to convert +5V to +3.3V to power lf2407, and use TPS7333Q's REST as the RS signal of lf2407 for reset. Is it OK to design as shown below? Thank you...
WQY_7692 Analogue and Mixed Signal
The second batch of finalists is here! A collection of all the SensorTile users and projects~
[align=left][font=微软雅黑][size=3]Contest details: [url=https://www.eeworld.com.cn/huodong/201612SensorTile/index.html]>>Click to view [/url][/size][/font][/align][align=left][font=微软雅黑][size=3] [/size][...
EEWORLD社区 Energy Infrastructure?
About the problem of msp430 program burning
I'm learning about msp430 recently. When I watched the video, I didn't find out how to burn it. After studying for a long time, I found that IAR has its own burning function, but it needs to be used w...
大头BB Microcontroller MCU
I would like to ask, when using ST-LINK to access the real world under IAR5.40, the stack is often out of order.
I have a question. I use ST-LINK (3-in-1 board) to access the simulator under IAR5.40, and often get stack errors. It should not be a problem with the program. I have shrunk the program to only a few ...
aikchun stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 672  239  319  2725  115  14  5  7  55  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号