410-340 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Development board/suite/development tools> 410-340

410-340: DescriptionPMOD SF3 32MB SERIAL NOR FLASH; CategoryDevelopment board/suite/development tools; File Size1MB，92 Pages; ManufacturerDigilent; Environmental Compliance

Download Datasheet Parametric View All

410-340 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	410-340	-	-	View	Buy Now

410-340 Overview

PMOD SF3 32MB SERIAL NOR FLASH

410-340 Parametric

Parameter Name	Attribute value
platform	Pmod™
type	memory
Function	flash memory
IC/parts used	N25Q256A
content	plate

Preview

Download Datasheet

View All

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

Micron Serial NOR Flash Memory

3V, Multiple I/O, 4KB Sector Erase

N25Q256A

Features

•

SPI-compatible serial bus interface

Double transfer rate (DTR) mode

2.7–3.6V single supply voltage

108 MHz (MAX) clock frequency supported for all

protocols in single transfer rate (STR) mode

54 MHz (MAX) clock frequency supported for all

protocols in DTR mode

Dual/quad I/O instruction provides increased

throughput up to 54 MB/s

Supported protocols

– Extended SPI, dual I/O, and quad I/O

– DTR mode supported on all

Execute-in-place (XIP) mode for all three protocols

– Configurable via volatile or nonvolatile registers

– Enables memory to work in XIP mode directly af-

ter power-on

PROGRAM/ERASE SUSPEND operations

Continuous read of entire memory via a single com-

mand

– Fast read

– Quad or dual output fast read

– Quad or dual I/O fast read

Flexible to fit application

– Configurable number of dummy cycles

– Output buffer configurable

Software reset

3-byte and 4-byte addressability mode supported

64-byte, user-lockable, one-time programmable

(OTP) dedicated area

An additional reset pin is available on the following

devices

– N25Q256A83ESF40x, N25Q256A83E1240x,

N25Q256A83ESFA0F

Erase capability

– Subsector erase 4KB uniform granularity blocks

– Sector erase 64KB uniform granularity blocks

– Full-chip erase

• Write protection

– Software write protection applicable to every

64KB sector via volatile lock bit

– Hardware write protection: protected area size

defined by five nonvolatile bits (BP0, BP1, BP2,

BP3, and TB)

– Additional smart protections, available upon re-

quest

• Electronic signature

– JEDEC-standard 2-byte signature (BA19h)

– Unique ID of 17 read-only bytes including: addi-

tional extended device ID (EDID) to identify de-

vice factory options; customized factory data

• Minimum 100,000 ERASE cycles per sector

• More than 20 years data retention

• Packages JEDEC standard, all RoHS compliant

– V-PDFN-8/8mm x 6mm (also known as SON,

DFPN, MLP, MLF)

– SOP2-16/300mils (also known as SO16W, SO16-

Wide, SOIC-16)

– T-PBGA-24b05/6mm x 8mm (also known as

TBGA24)

•

09005aef84566603

n25q_256mb_65nm.pdf - Rev. X 06/18 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

Contents

Important Notes and Warnings ......................................................................................................................... 6

Device Description ........................................................................................................................................... 7

Features ....................................................................................................................................................... 7

3-Byte Address and 4-Byte Address Modes ..................................................................................................... 7

Operating Protocols ...................................................................................................................................... 7

XIP Mode ..................................................................................................................................................... 7

Device Configurability .................................................................................................................................. 8

Signal Assignments ........................................................................................................................................... 9

Signal Descriptions ......................................................................................................................................... 11

Memory Organization .................................................................................................................................... 13

Memory Configuration and Block Diagram .................................................................................................. 13

Memory Map – 256Mb Density ....................................................................................................................... 14

Device Protection ........................................................................................................................................... 15

Block Protection Areas ................................................................................................................................ 16

Serial Peripheral Interface Modes .................................................................................................................... 18

SPI Protocols .................................................................................................................................................. 20

Nonvolatile and Volatile Registers ................................................................................................................... 21

Status Register ............................................................................................................................................ 22

Nonvolatile and Volatile Configuration Registers .......................................................................................... 22

Extended Address Register .......................................................................................................................... 26

Enhanced Volatile Configuration Register .................................................................................................... 27

Flag Status Register ..................................................................................................................................... 27

Command Definitions .................................................................................................................................... 29

READ REGISTER and WRITE REGISTER Operations ........................................................................................ 33

READ STATUS REGISTER or FLAG STATUS REGISTER Command ................................................................ 33

READ NONVOLATILE CONFIGURATION REGISTER Command ................................................................... 33

READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command .................................. 34

READ EXTENDED ADDRESS REGISTER Command ..................................................................................... 34

WRITE STATUS REGISTER Command ......................................................................................................... 34

WRITE NONVOLATILE CONFIGURATION REGISTER Command ................................................................. 35

WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ................................. 35

WRITE EXTENDED ADDRESS REGISTER Command ................................................................................... 36

READ LOCK REGISTER Command .............................................................................................................. 36

WRITE LOCK REGISTER Command ............................................................................................................ 37

CLEAR FLAG STATUS REGISTER Command ................................................................................................ 38

READ IDENTIFICATION Operations ............................................................................................................... 39

READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 39

READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 40

READ MEMORY Operations ............................................................................................................................ 44

3-Byte Address ........................................................................................................................................... 44

4-Byte Address ........................................................................................................................................... 46

READ MEMORY Operations Timing – Single Transfer Rate ........................................................................... 47

READ MEMORY Operations Timing – Double Transfer Rate ......................................................................... 51

PROGRAM Operations .................................................................................................................................... 54

WRITE Operations .......................................................................................................................................... 58

WRITE ENABLE Command ......................................................................................................................... 58

WRITE DISABLE Command ........................................................................................................................ 58

ERASE Operations .......................................................................................................................................... 60

SUBSECTOR ERASE Command ................................................................................................................... 60

SECTOR ERASE Command ......................................................................................................................... 60

09005aef84566603

n25q_256mb_65nm.pdf - Rev. X 06/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

BULK ERASE Command .............................................................................................................................

PROGRAM/ERASE SUSPEND Command .....................................................................................................

PROGRAM/ERASE RESUME Command ......................................................................................................

RESET Operations ..........................................................................................................................................

RESET ENABLE and RESET MEMORY Command ........................................................................................

RESET Conditions ......................................................................................................................................

ONE TIME PROGRAMMABLE Operations .......................................................................................................

READ OTP ARRAY Command ......................................................................................................................

PROGRAM OTP ARRAY Command ..............................................................................................................

ADDRESS MODE Operations – Enter and Exit 4-Byte Address Mode .................................................................

ENTER or EXIT 4-BYTE ADDRESS MODE Command ...................................................................................

ENTER or EXIT QUAD Command ................................................................................................................

XIP Mode .......................................................................................................................................................

Activate or Terminate XIP Using Volatile Configuration Register ...................................................................

Activate or Terminate XIP Using Nonvolatile Configuration Register .............................................................

Confirmation Bit Settings Required to Activate or Terminate XIP ..................................................................

Terminating XIP After a Controller and Memory Reset .................................................................................

Power Up and Power Down .............................................................................................................................

Power Up and Power Down Requirements ...................................................................................................

Power Loss Recovery Sequence ...................................................................................................................

Initial Delivery Status .....................................................................................................................................

AC Reset Specifications ...................................................................................................................................

Absolute Ratings and Operating Conditions .....................................................................................................

DC Characteristics and Operating Conditions ..................................................................................................

AC Characteristics and Operating Conditions ..................................................................................................

Package Dimensions .......................................................................................................................................

Part Number Ordering Information .................................................................................................................

Revision History .............................................................................................................................................

Rev. X – 06/18 .............................................................................................................................................

Rev. W – 11/16 ............................................................................................................................................

Rev. V – 05/16 .............................................................................................................................................

Rev. U – 01/15 .............................................................................................................................................

Rev. T – 03/14 .............................................................................................................................................

Rev. S – 11/13 .............................................................................................................................................

Rev. R – 09/13 .............................................................................................................................................

Rev. Q – 05/13 .............................................................................................................................................

Rev. P – 01/13 .............................................................................................................................................

Rev. O – 12/12 .............................................................................................................................................

Rev. N – 11/12 .............................................................................................................................................

Rev. M – 09/12 ............................................................................................................................................

Rev. L – 08/12 .............................................................................................................................................

Rev. K – 07/12 .............................................................................................................................................

Rev. J – 06/12 ..............................................................................................................................................

Rev. I – 01/12 ..............................................................................................................................................

Rev. H – 11/11 .............................................................................................................................................

Rev. G – 07/11 .............................................................................................................................................

Rev. F – 07/11 .............................................................................................................................................

Rev. E – 05/11 .............................................................................................................................................

Rev. D – 05/11 .............................................................................................................................................

Rev. C – 11/10 .............................................................................................................................................

Rev. B – 08/10 .............................................................................................................................................

Rev. A – 06/10 .............................................................................................................................................

09005aef84566603

n25q_256mb_65nm.pdf - Rev. X 06/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

List of Figures

Figure 1: Logic Diagram ................................................................................................................................... 8

Figure 2: 8-Lead, VDFPN8 – MLP8 (Top View) .................................................................................................. 9

Figure 3: 16-Lead, Plastic Small Outline – SO16 (Top View) ............................................................................... 9

Figure 4: 24-Ball TBGA (Balls Down) .............................................................................................................. 10

Figure 5: Block Diagram ................................................................................................................................ 13

Figure 6: Bus Master and Memory Devices on the SPI Bus ............................................................................... 19

Figure 7: SPI Modes ....................................................................................................................................... 19

Figure 8: Internal Configuration Register ........................................................................................................ 21

Figure 9: Upper and Lower 128Mb Memory Array Segments ........................................................................... 26

Figure 10: READ REGISTER Command .......................................................................................................... 33

Figure 11: WRITE REGISTER Command ......................................................................................................... 35

Figure 12: READ LOCK REGISTER Command ................................................................................................. 37

Figure 13: WRITE LOCK REGISTER Command ............................................................................................... 38

Figure 14: READ ID and MULTIPLE I/O Read ID Commands .......................................................................... 40

Figure 15: READ Command ........................................................................................................................... 47

Figure 16: FAST READ Command ................................................................................................................... 47

Figure 17: DUAL OUTPUT FAST READ Command – STR ................................................................................. 48

Figure 18: DUAL INPUT/OUTPUT FAST READ Command – STR ..................................................................... 48

Figure 19: QUAD OUTPUT FAST READ Command – STR ................................................................................ 49

Figure 20: QUAD INPUT/OUTPUT FAST READ Command – STR .................................................................... 49

Figure 21: FAST READ Command – DTR ......................................................................................................... 51

Figure 22: DUAL OUTPUT FAST READ Command – DTR ................................................................................ 52

Figure 23: DUAL INPUT/OUTPUT FAST READ Command – DTR .................................................................... 52

Figure 24: QUAD OUTPUT FAST READ Command – DTR ............................................................................... 53

Figure 25: QUAD INPUT/OUTPUT FAST READ Command – DTR ................................................................... 53

Figure 26: PAGE PROGRAM Command .......................................................................................................... 55

Figure 27: DUAL INPUT FAST PROGRAM Command ...................................................................................... 55

Figure 28: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 56

Figure 29: QUAD INPUT FAST PROGRAM Command ..................................................................................... 56

Figure 30: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 57

Figure 31: WRITE ENABLE and WRITE DISABLE Command Sequence ............................................................ 59

Figure 32: SUBSECTOR and SECTOR ERASE Command .................................................................................. 61

Figure 33: BULK ERASE Command ................................................................................................................ 62

Figure 34: RESET ENABLE and RESET MEMORY Command ........................................................................... 65

Figure 35: READ OTP Command .................................................................................................................... 66

Figure 36: PROGRAM OTP Command ............................................................................................................ 68

Figure 37: XIP Mode Directly After Power-On .................................................................................................. 71

Figure 38: Power-Up Timing .......................................................................................................................... 73

Figure 39: Reset AC Timing During PROGRAM or ERASE Cycle ........................................................................ 76

Figure 40: Reset Enable ................................................................................................................................. 76

Figure 41: Serial Input Timing ........................................................................................................................ 76

Figure 42: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ................... 77

Figure 43: Hold Timing .................................................................................................................................. 78

Figure 44: Output Timing .............................................................................................................................. 79

Figure 45: V

PPH

Timing .................................................................................................................................. 79

Figure 46: AC Timing Input/Output Reference Levels ...................................................................................... 81

Figure 47: V-PDFN-8/8mm x 6mm ................................................................................................................. 85

Figure 48: SOP2-16/300 mils .......................................................................................................................... 86

Figure 49: T-PBGA-24b05/6mm x 8mm .......................................................................................................... 87

09005aef84566603

n25q_256mb_65nm.pdf - Rev. X 06/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

List of Tables

Table 1: Signal Descriptions ...........................................................................................................................

Table 2: Sectors[511:0] ...................................................................................................................................

Table 3: Data Protection using Device Protocols .............................................................................................

Table 4: Memory Sector Protection Truth Table ..............................................................................................

Table 5: Protected Area Sizes – Upper Area .....................................................................................................

Table 6: Protected Area Sizes – Lower Area ......................................................................................................

Table 7: SPI Modes ........................................................................................................................................

Table 8: Extended, Dual, and Quad SPI Protocols ............................................................................................

Table 9: Status Register Bit Definitions ...........................................................................................................

Table 10: Nonvolatile Configuration Register Bit Definitions ...........................................................................

Table 11: Volatile Configuration Register Bit Definitions ..................................................................................

Table 12: Sequence of Bytes During Wrap .......................................................................................................

Table 13: Supported Clock Frequencies – STR .................................................................................................

Table 14: Supported Clock Frequencies – DTR ................................................................................................

Table 15: Extended Address Register Bit Definitions ........................................................................................

Table 16: Enhanced Volatile Configuration Register Bit Definitions ..................................................................

Table 17: Flag Status Register Bit Definitions ..................................................................................................

Table 18: Command Set .................................................................................................................................

Table 19: Lock Register ..................................................................................................................................

Table 20: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands .......................................

Table 21: Read ID Data Out ............................................................................................................................

Table 22: Extended Device ID, First Byte .........................................................................................................

Table 23: Serial Flash Discovery Parameter Data Structure ..............................................................................

Table 24: Parameter ID ..................................................................................................................................

Table 25: Command/Address/Data Lines for READ MEMORY Commands .......................................................

Table 26: Command/Address/Data Lines for READ MEMORY Commands – 4-Byte Address .............................

Table 27: Data/Address Lines for PROGRAM Commands ................................................................................

Table 28: Suspend Parameters .......................................................................................................................

Table 29: Operations Allowed/Disallowed During Device States ......................................................................

Table 30: Reset Command Set ........................................................................................................................

Table 31: OTP Control Byte (Byte 64) ..............................................................................................................

Table 32: XIP Confirmation Bit .......................................................................................................................

Table 33: Effects of Running XIP in Different Protocols ....................................................................................

Table 34: Power-Up Timing and V

Threshold ...............................................................................................

Table 35: AC RESET Conditions ......................................................................................................................

Table 36: Absolute Ratings .............................................................................................................................

Table 37: Operating Conditions ......................................................................................................................

Table 38: Input/Output Capacitance ..............................................................................................................

Table 39: AC Timing Input/Output Conditions ...............................................................................................

Table 40: DC Current Characteristics and Operating Conditions ......................................................................

Table 41: DC Voltage Characteristics and Operating Conditions ......................................................................

Table 42: AC Characteristics and Operating Conditions ...................................................................................

Table 43: Part Number Information ................................................................................................................

Table 44: Package Details ...............................................................................................................................

09005aef84566603

n25q_256mb_65nm.pdf - Rev. X 06/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

Multi-pole leakage protector circuit a

TDA1553Q power amplifier circuit diagram

ELM95 series typical application circuit diagram

Three-phase power supply phase sequence locking circuit

Capacitive dew sensor measurement circuit

DZW75-48/50(50II) input circuit

I DIYed a 2540 development board, with pictures attached!: A newly designed development board, driving 12864LCD, adding a new analog IIC interface to drive the RDA5802M radio module, but it has not been debugged successfully yet. The development board has a U...; hu44778 Wireless Connectivity

How fast can a 1024-point 32-bit FFT run on the STM3272M?: I wrote a fixed-point Q20 1024-point radix-2 FFT in C. The EWARM highest-level optimization took 7.8MS, which is much slower than the official ST one. I wonder if anyone has done it and what the faste...; hbbyq111 stm32/stm8

Flapping fan: I never thought that this mechanical wing that looks a bit expensive is actually a fan. The fan without blades produced by Dyson before was incredible enough, and this big wing makes people feel incre...; 冰人 Creative Market

IAP Program: When doing IAP program, the program can be run on the low end after it is compiled. After using SCT to specify ROM to 0X00010000, the program cannot be run. How to solve it? ? ?...; valiant_zh NXP MCU

Simulator Problems: eMbedded Visual C++ 4.0 and Platform Builder 5.0 After installing the SDK, when opening the program with eMbedded Visual C++ 4.0, the customized wince interface cannot be displayed, and the following ...; ydyzz Embedded System

About Internet Explorer issues after customizing the kernel of Platform Builder: I don’t know if you have ever used this thing. Now a kernel has been customized, but its browser only supports English web pages. If it is a Chinese web page or Japanese, Korean, etc., garbled charact...; panama Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components