EEWORLDEEWORLDEEWORLD

Part Number

Search

74LVC126ABQ-Q100X

Description
IC BUFF NON-INVERT 3.6V 14DHVQFN
Categorylogic    logic   
File Size225KB,13 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Download Datasheet Parametric Compare View All

74LVC126ABQ-Q100X Online Shopping

Suppliers Part Number Price MOQ In stock  
74LVC126ABQ-Q100X - - View Buy Now

74LVC126ABQ-Q100X Overview

IC BUFF NON-INVERT 3.6V 14DHVQFN

74LVC126ABQ-Q100X Parametric

Parameter NameAttribute value
Brand NameNexperia
MakerNexperia
Parts packaging codeQFN
package instructionHVQCCN,
Contacts14
Manufacturer packaging codeSOT762-1
Reach Compliance Codecompliant
Samacsys Description74LVC126A-Q100 - Quad buffer/line driver with 5 V tolerant input/outputs; 3-state@en-us
seriesLVC/LCX/Z
JESD-30 codeR-PQCC-N14
length3 mm
Logic integrated circuit typeBUS DRIVER
Humidity sensitivity level1
Number of digits1
Number of functions4
Number of ports2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)12.6 ns
Filter levelAEC-Q100
Maximum seat height1 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width2.5 mm
74LVC126A-Q100
Rev. 2 — 21 August 2018
Quad buffer/line driver with 5 V tolerant input/outputs; 3-state
Product data sheet
1. General description
The 74LVC126A-Q100 consists of four non-inverting buffers/line drivers with 3-state outputs, which
are controlled by the output enable input (nOE). A LOW at nOE causes the outputs to assume a
high-impedance OFF-state.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to
the outputs.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC126AD-Q100
-40 °C to +125 °C
Name
SO14
TSSOP14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic thin small outline package; 14 leads;
body width 4.4 mm
Version
SOT108-1
SOT402-1
SOT762-1
74LVC126APW-Q100 -40 °C to +125 °C
74LVC126ABQ-Q100 -40 °C to +125 °C
DHVQFN14 plastic dual in-line compatible thermal
enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 × 3 × 0.85 mm

74LVC126ABQ-Q100X Related Products

74LVC126ABQ-Q100X 74LVC126AD-Q100J
Description IC BUFF NON-INVERT 3.6V 14DHVQFN IC BUFFER NON-INVERT 3.6V 14SO
Talking about the optimization and evaluation of IO paths from the perspective of queuing theory
Reprinted from http://mp.weixin.qq.com/s?timestamp=1465007819&src=3&ver=1&signature=eR4zHI4X-fZYsYLjRx3EUbu2EmmLXRSG1qmb2oXpoWkvBWI7TsZYb2IVWDh5PcSr7Xj6Lh7BIoYpN3AipklMc8l9FPaqGtjy4LcuiT2YfW4jVek5URMS...
白丁 FPGA/CPLD
EEWORLD University----[High Precision Laboratory] Motor Drive: Brushless DC Motor Driver
[High Precision Lab] Motor Drive: Brushless DC Motor Driver : https://training.eeworld.com.cn/course/5605...
hi5 Analog electronics
The difference between block RAM and distributed RAM in FPGA resources
Difference 1: BRAM output requires clock, DRAM can output data after giving address. Difference 2: DRAM is more flexible and convenient to use. Difference 3: BRAM has larger storage space, DRAM wastes...
eeleader FPGA/CPLD
A 485 and FIFO problem
Everyone thinks FIFO is useful, and I think so too! But suddenly there is a question, that is, in the case of RS485 communication, when should the communication direction of 485 be changed after sendi...
heich_tech Microcontroller MCU
I have a question about the problem in PCB.
[align=left]The circled area in the picture says "greater than 10mil", what does it mean and how can I change it? [/align]...
30419089 PCB Design
TI LM3S811 group DIY, in progress,,,,,,
There must be one suitable for you, join us!Friends who participate in the event with the most sincerity will have the opportunity to win an LM3S811 board.Call for participation! TI LM3S811 DIY [Stepp...
EEWORLD社区 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1370  2582  823  106  2154  28  52  17  3  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号