EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5356A-B07441-GM

Description
I2C PROG, ANY FREQUENCY, ANY OUT
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size657KB,22 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

SI5356A-B07441-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5356A-B07441-GM - - View Buy Now

SI5356A-B07441-GM Overview

I2C PROG, ANY FREQUENCY, ANY OUT

SI5356A-B07441-GM Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instruction,
Reach Compliance Codeunknown
Humidity sensitivity level3
Peak Reflow Temperature (Celsius)260
Maximum time at peak reflow temperature40
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
S i535 5
A
N Y
-F
R E Q U E N C Y
1–20 0 MH
Z
Q
U A D
F
R E Q U E N C Y
8-O
U T P U T
C
L O C K
G
E N E R A T O R
Features
Generates any frequency from 1 to
200 MHz on each of the 4 output banks
Eight CMOS clock outputs
Guaranteed 0 ppm frequency synthesis
error for any combination of frequencies
25 or 27 MHz xtal or 5–200 MHz input clk
Five programmable control pins (output
enable, frequency select, reset)
Separate OEB pins to disable individual
banks or all outputs
Loss of signal output
Low 50 ps (typ) pk-pk period jitter
Phase jitter: 2 ps rms 12 kHz–20 MHz
Excellent PSRR performance
eliminates need for external power
supply filtering
Low power: 45 mA (core)
Core VDD: 1.8, 2.5, or 3.3 V
Separate VDDO for each bank of
outputs: 1.8, 2.5, or 3.3 V
Small size: 4x4 mm 24-QFN
Industrial temperature range:
–40 to +85 °C
Custom versions available using
ClockBuilder™ web utility
Samples available in 2 weeks
Ordering Information:
See page 17.
Pin Assignments
Applications
Printers
Audio/video
Networking
Communications
Storage
Switches/routers
Computing
Servers
OC-3/OC-12 line cards
Description
The Si5355 is a highly flexible clock generator capable of synthesizing four
completely non-integer related frequencies up to 200 MHz. The device has four
banks of outputs with each bank supporting two CMOS outputs at the same
frequency. Using Silicon Laboratories' patented MultiSynth fractional divider
technology, all outputs are guaranteed to have 0 ppm frequency synthesis error
regardless of configuration, enabling the replacement of multiple clock ICs and
crystal oscillators with a single device. Through a flexible web configuration utility
called ClockBuilder™ (www.silabs.com/ClockBuilder), factory-customized pin-
controlled Si5355 devices are available in two weeks without minimum order
quantity restrictions. The Si5355 supports up to three independent, pin-selectable
device configurations, enabling one device to replace three separate clock ICs.
Functional Block Diagram
Rev. 1.2 4/17
Copyright © 2017 by Silicon Laboratories
Si5355
A small question about the SPI interface
In one-to-one communication, if the chip select enable is not low, can the host send data to the slave?...
hwl ARM Technology
Methods for reading HDL programs
To understand the circuit description, you only need to pay attention to three aspects: 1. First, understand the function and processing process 2. Signal connection (there are many module levels, and...
eeleader FPGA/CPLD
Is there a solution to achieve adjustable brightness LED display (low power)?
I have a topic, I would like to ask for your thoughts...
595818431 LED Zone
Single chip microcomputer controlled true color LCD display solution PVA050-256
Name: Single-chip display terminal Model: PVA050-256 The core circuit of Pingwang display control products is implemented by ALTERA's large-scale programmable integrated circuit (FPGA) EPM3128, with s...
maker MCU
Looking for the chip manufacturer of ZY1310T
This is the main transmitter chip in an HDMI wireless transceiver. The silk-screen model is ZY1310T. It should be a domestic chip, but no relevant information was found online....
littleshrimp Domestic Chip Exchange
Verilog implementation of TEA encryption algorithm
//Encryption algorithm void EncryptTEA(unsigned int *firstChunk, unsigned int *secondChunk, unsigned int* key) 2 { 3 unsigned int y = *firstChunk; 4 unsigned int z = *secondChunk; 5 unsigned int sum =...
尼克万 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1746  1529  1729  2186  2068  36  31  35  45  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号