EEWORLDEEWORLDEEWORLD

Part Number

Search

25.179.6153.0

Description
Strip Terminal Block, 16A, 4mm2, 2 Row(s), 2 Deck(s)
CategoryThe connector    terminals   
File Size58KB,2 Pages
ManufacturerWieland Electric GmbH
Websitehttps://www.wieland-electric.com/
Environmental Compliance
Download Datasheet Parametric View All

25.179.6153.0 Overview

Strip Terminal Block, 16A, 4mm2, 2 Row(s), 2 Deck(s)

25.179.6153.0 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresPOLYAMIDE, 94V-2
Fastening methodSCREW
Manufacturer's serial number8291E
Installation typeBOARD
Number of layers2
Rows2
Number of channels22
Rated current16 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesSTRIP TERMINAL BLOCK
Conductor cross section4 mm2
Wire gauge12 AWG
Base Number Matches1
wiecon
wiecon
PC board connectors, rising cage clamp system
Spacing: 5.00/5.08 mm
PCB
Rated cross section:
2.5 mm
2
Rated current:
16 A
Connection range:
0.14 – 4.0 mm
2
solid/
0.14 – 2.5 mm
2
fine stranded
250 V/4 kV/3 – Overvoltage category III
*690 V/4 kV/2 – Overvoltage category II
1000 V/4 kV/1 – Overvoltage category I
without
insulating plate
with
insulating plate,
without
fixing bolts
Solder pin 0.9 x 0.9 mm
Bore hole Ø 1.3 mm
M3
6.5
* max. 600 V for ungrounded networks or expected
overvoltage
4 kV
Type 8191 E/8291 E
wire horizontal to PC board
Rated voltages VDE 0110
UL ratings
CSA ratings
Approvals
Std. pack
field/factory wiring
No. 22 – 12 AWG
No. 22 – 12 AWG
Part no.
300 V
300 V
Part no.
20/30 A
25 A
Part no.
Part no.
G
T
Poles
üizqwd
Spacing: 5.00 mm
50
50
50
50
50
50
50
50
50
50
50
13.05
18.05
23.05
28.05
33.05
38.05
43.05
48.05
53.05
58.05
63.05
5
10
15
20
25
30
35
40
45
50
55
4
6
8
10
12
14
16
18
20
22
24
unmarked
without insulating
plate
25.178.5253.0
25.178.5353.0
25.178.5453.0
25.178.5553.0
25.178.5653.0
25.178.5753.0
25.178.5853.0
25.178.5953.0
25.178.6053.0
25.178.6153.0
25.178.6253.0
marked
without insulating
plate
25.178.0253.0
25.178.0353.0
25.178.0453.0
25.178.0553.0
25.178.0653.0
25.178.0753.0
25.178.0853.0
25.178.0953.0
25.178.1053.0
25.178.1153.0
25.178.1253.0
unmarked
with insulating plate
with fixing bolts
25.178.9253.0
25.178.9353.0
marked
with insulating plate
with fixing bolts
25.178.4253.0
25.178.4353.0
Spacing: 5.08 mm
50
50
50
50
50
50
50
50
50
50
50
13.25
18.33
23.41
28.49
33.57
38.65
43.73
48.81
53.89
58.97
64.05
5.08
10.16
15.24
20.32
25.40
30.48
35.56
40.64
45.72
50.80
55.88
4
6
8
10
12
14
16
18
20
22
24
25.179.5253.0
25.179.5353.0
25.179.5453.0
25.179.5553.0
25.179.5653.0
25.179.5753.0
25.179.5853.0
25.179.5953.0
25.179.6053.0
25.179.6153.0
25.179.6253.0
25.179.0253.0
25.179.0353.0
25.179.0453.0
25.179.0553.0
25.179.0653.0
25.179.0753.0
25.179.0853.0
25.179.0953.0
25.179.1053.0
25.179.1153.0
25.179.1253.0
25.179.9253.0
25.179.9353.0
25.179.4253.0
25.179.4353.0
366
Share: Ideas on choosing PCB design software
[i=s]This post was last edited by qwqwqw2088 on 2018-7-16 09:53[/i] [size=4] In the past 30 years, Altium, a company originated in Australia, has been a god-like existence in China. Almost all PCB eng...
qwqwqw2088 PCB Design
Can the version of iar for stm8 V1.3 be used with the library code of v2.1.0?
Can the version of iar for stm8 V1.3 be used with the library code of v2.1.0?...
wang4636358 stm32/stm8
Do you know the eight important knowledge points of FPGA design?
1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...
xyd1018 FPGA/CPLD
I have a very difficult BIOS question.
It's not that difficult actually, but I posted it on other forums for a long time but couldn't find a solution, so I thought I'd try my luck here... It's mainly a problem with the vbios in the BIOS......
quansheng Embedded System
Share an ADI one-stop power design tool kit
ADI Power Kits One-stop power design tool kit to help you achieve efficient and convenient power supply designLTspice is a high-performance SPICE simulation software, schematic capture, and waveform v...
eric_wang Power technology
Renesas official routine
[i=s]This post was last edited by hxybu on 2014-8-26 20:41[/i] Share an official routine....
hxybu Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 445  442  540  161  811  9  11  4  17  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号