0805Y2005P60CAT datasheet, PDF

0805Y2005P60CAT: DescriptionCAP CER 5.6PF 200V C0G/NP0 0805; CategoryPassive components; File Size3MB，9 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com; Environmental Compliance

Download Datasheet Parametric View All

0805Y2005P60CAT Overview

CAP CER 5.6PF 200V C0G/NP0 0805

Parameter Name	Attribute value
capacitance	5.6pF
Tolerance	±0.25pF
Voltage - Rated	200V
Temperature Coefficient	C0G，NP0（1B）
Operating temperature	-55°C ~ 125°C
characteristic	Soft terminal
grade	AEC-Q200
application	Automotive grade, Boardflex sensitive
failure rate	-
Installation type	Surface mount, MLCC
Package/casing	0805 (2012 Metric)
size/dimensions	0.079" long x 0.049" wide (2.00mm x 1.25mm)
Height - Installation (maximum)	-
Thickness (maximum)	0.051"（1.30mm）
lead spacing	-
Lead form	-

Automotive Grade

Capacitors

AEC-Q200

The circuit exploded, haha: Today, a customer came from Japan and brought a circuit board to Shenzhen for debugging. I looked at the circuit diagram and saw that the ground of the 5V power supply and the 220V are the same ground...; jxb01033016 Talking

Is the clock constraint hold of ispLEVER handled the same as that of xilinx?: In the tutorial of ispLEVER , there is no instruction on how to deal with the clock constraint hold in the spreadsheet . It is always blank. Question: 1/ Is the clock constraint hold of ispLEVER handl...; eeleader FPGA/CPLD

How to use VS2005 to develop applications running on winCE5.0: How to use VS2005 to develop applications running on winCE5.0...; zjl2050 Embedded System

Help solve vhdl:quartus7.2 problem encountered when running if..genarate: 本人在quartus7.2运行如下vhdl代码： library ieee;use ieee.std_logic_1164.all;entity shift isgeneric (len:integer);port(a,clk:in std_logic;b:out std_logic);end shift;architecture behav of shift iscomponent dffpor...; kittenqq Embedded System

Thinking about whether the result of FPGA compilation can be converted into source code?: 1. Can the .POF and .SOF files compiled by FPGA be converted to VHDL or VERILOG? Or can the .JED files compiled by XILINX be converted to VHDL or VERILOG? I think if this problem can be reversed, it s...; eeleader FPGA/CPLD

Upload the MINI board data based on STM32F103RBT6!: [backcolor=rgb(238, 238, 238)][size=12px]This is a MINI development board with STM32F103RBT6 as the controller and equipped with CAN bus and RS485 bus interfaces. It is suitable for beginners to learn...; jiaxinhui2011 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components