EEWORLDEEWORLDEEWORLD

Part Number

Search

1111J1000332FQT

Description
CAP CER 3300PF 100V C0G/NP0 1111
CategoryPassive components   
File Size132KB,2 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

1111J1000332FQT Overview

CAP CER 3300PF 100V C0G/NP0 1111

1111J1000332FQT Parametric

Parameter NameAttribute value
capacitance3300pF
Tolerance±1%
Voltage - Rated100V
Temperature CoefficientC0G,NP0
Operating temperature-55°C ~ 125°C
characteristicHigh Q value, low loss
grade-
applicationUniversal
failure rate-
Installation typeSurface mount, MLCC
Package/casing1111 (2828 metric)
size/dimensions0.110" long x 0.110" wide (2.79mm x 2.79mm)
Height - Installation (maximum)-
Thickness (maximum)0.070"(1.78mm)
lead spacing-
Lead form-
High Q Capacitors - Q(MS) & U ranges
Operating Temperature
Insulation resistance
Q Factor
Minimum/maximum capacitance values - Q(MS) & U ranges - High Q capacitors
Chip Size
Min Cap
50V 63V
100V
150V
200V250V
300V
500V
630V
1000V
2000V
3000V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0402*
0603†
0505
0805†
1206
1111
1210
1812
2220
2225
3640
-
Below 1pF capacitance values
-
-
are available in 0.1pF steps ~
-
-
-
above 1pF capacitance values are
available in E24 series values.
-
-
-
-
-
-
*0402 size and other values (inc. values < than 0.3pF) and taping quantities may be available on request, consult the Sales Office.
†0603 and 0805 sizes only available in the “U” range and not Q(MS)
L1
T
W
Dimensions
Range
MS
U
MS
U
MS
MS
MS
MS
MS
MS
MS
L2
Case
Size
0402
0603
0505
0805
1206
1111
1210
1812
2220
2225
3640
2.79
Length
(L1)
Width
(W)
Max. Thickness
(T)
Termination Band
(L2)
8
1.4
12
12
2.79
12
4
8
1
1.27
32
5
51
63
15
12
12
1.78
7
8
25
2.5 ~
4.2 ~
16
16
6
4.2 ~
2.5
Should be ordered as Syfer parts.
www.knowlescapacitors.com
I'm looking for some advice. I wrote a pulse generator using Verilog and a weird problem occurred. . .
I made a pulse generator with a pulse interval of 45.5ms and a pulse width of 1us. However, when tested with an oscilloscope, it always fluctuates between 45.4 and 45.6ms. But when I changed the inter...
qqichang FPGA/CPLD
《TMS320X281x DSP Principles and C Program Development》
[[i]This post was last edited by dontium on 2011-12-23 11:32[/i]]...
dontium Microcontroller MCU
About Jlink download AXD debugging problem
, I use mini2440, and the following problem occurs when configuring CodeWarrior. I can't solve it. Can an expert take a look: After I successfully connect with JLINK, why does the value of R0 register...
Learner_new ARM Technology
If you want to know whether the signal generated by the signal generator or function generator is ready or whether it is input according to the set value standard...
If I want to know whether the signal generated by a signal generator or function generator is ready or output according to the set value standard, what instrument can be used to verify it? Please help...
QWE4562009 Integrated technical exchanges
Continuous Development
txj, the purpose of open source is to make a better rtos, and the purpose of closed source is to develop continuously. The two are not in conflict. The problem now is cash flow, marketing, or RAWOS-ba...
yexiaoxin1992 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2451  408  2739  1152  692  50  9  56  24  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号