EEWORLDEEWORLDEEWORLD

Part Number

Search

595EG160M000DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-8
CategoryPassive components   
File Size404KB,17 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

595EG160M000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
595EG160M000DGR - - View Buy Now

595EG160M000DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-8

595EG160M000DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency160MHz
Functionenable/disable
outputLVPECL
Voltage - Power2.5V
frequency stability±50ppm
Absolute pulling range (APR)±20ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)135mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si595
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10
TO
810 MH
Z
Features
Available with any-rate output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with
superior jitter performance
Internal fixed fundamental mode
crystal frequency ensures high
reliability and low aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating range
Si5602
Applications
Ordering Information:
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
FTTx
Clock recovery and jitter cleanup PLLs
FPGA/ASIC clock generation
See page 9.
Description
The Si595 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si595 is available with
any-rate output frequency from 10 to 810 MHz. Unlike traditional VCXOs,
where a different crystal is required for each output frequency, the Si595
uses one fixed crystal to provide a wide range of output frequencies. This IC-
based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides supply noise rejection, simplifying the task of generating low-jitter
clocks in noisy environments. The Si595 IC-based VCXO is factory-
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, tuning slope, and absolute pull range (APR).
Specific configurations are factory programmed at time of shipment, thereby
eliminating the long lead times associated with custom oscillators.
Pin Assignments:
See page 8.
(Top View)
V
C
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10–810 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si595
HEX2000 and CCS compilation are a real pain
I am currently developing a Jtag burner for C2000. After a long time of procrastination, I finally got the confidential document from TI and started working. As a result, I was trapped by hex2000 for ...
mistree Microcontroller MCU
I'm a beginner at 430, can you help me find the ad conversion program?
#includeint data; void IO_init() { P2DIR=0XFF; P2OUT=0XFF; } void AD_init() { P6SEL|=0X01; //Enable adc channel ADC12CTL0=ADC12ON+SHT0_8+MSC; //Turn on adc12, set sampling clock ADC12CTL1=SHP+CONSEQ_2...
prayer_hong Microcontroller MCU
[LSM6DSOX finite state machine routine learning four] --4D detection (FourD position recognition)
The previous article has introduced the ST official LSM6DSOX example library file structure and the introduction of each file in detail. At the end, there is a simple question: if the direction of the...
justd0 ST MEMS Sensor Creative Design Competition
Please help explain this program
RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9); Thank you very much...
shijizai stm32/stm8
LM3S8962 debugged routine
Use the LM3S8962 development board to develop music routines. This routine has been debugged and can be used for everyone to study! Everyone is welcome to point out any mistakes!Okay, upload the file,...
eeleader MCU
INOUT Simulation in Verilog
Many of the external pins of the chip use the inout type in order to save the pins. Generally, the INOUT type is used when the signal line is used for bidirectional data transmission such as buses. Th...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2382  2533  1993  2248  971  48  51  41  46  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号