UG90 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > UG90

Preview

UG90: Description0.6um ULC Series; File Size37KB，7 Pages; ManufacturerAtmel (Microchip)

Download Datasheet View All

UG90 Overview

0.6um ULC Series

Preview

Download Datasheet

View All

UG Series

0.6µm ULC Series

Description

The UG series of ULCs is well suited for conversion of

medium- to-large sized CPLDs and FPGAs. Devices are

implemented in high-performance CMOS technology

with 0.6-µm (drawn) channel lengths, and are capable of

supporting flip-flop toggle rates of 350 MHz, operating

clock frequencies up to 150 MHz and input to output

delays as fast as 5 ns.

The architecture of the UG series allows for efficient

conversion of many PLD architectures and FPGA

device types. A compact RAM cell, along with the large

number of available gates allows the implementation of

RAM in FPGA architectures that support this feature, as

well as JTAG boundary-scan and scan-path testing.

Conversion to the UG series of ULC can provide a

significant reduction in operating power when

compared to the original PLD or FPGA. This is

especially true when compared to many PLD and CPLD

architecture devices, which typically consume 100 mA

or more even when not being clocked. The UG series has

a very low standby consumption of 0.4 nA/gate

typically, which would yield a standby current of 4 mA

on a 10,000 gate design. Operating consumption is a

strict function of clock frequency, which typically

results in a power reduction of 50% to 90% depending

on the device being compared.

The UG series provides several options for output

buffers, including a variety of drive levels up to 24 mA.

Schmitt trigger inputs are also an option. A number of

techniques are used for improved noise immunity and

reduced EMC emissions, including: several

independent power supply busses and internal

decoupling for isolation; slew rate limited outputs are

also available as required.

The UG series is designed to allow conversions of high

performance 3.3V devices as well as 5.0V devices.

Support of mixed supply conversions is also possible,

allowing optimal trade-offs between speed and power

consumption.

Features

High performance ULC family suitable for

medium- to large-sized CPLDs and FPGAs

Conversions to over 200,000 FPGA gates

Pin counts to over 300 pins

Any pin-out matched due to limited number of

dedicated pads

Advanced 0.6-µm (drawn)/0.45-µm (effective)

feature size

Triple-layer or dual-layer metal CMOS

technology

High speed performance:

– 250-ps typical cell delay

– 350-MHz toggle rate

Full range of packages: DIP, SOIC, LCC/PLCC,

PQFP/TQFP, PGA/PPGA

3.3V and/or 5.0V operation.

Low quiescent current: 0.4 nA/gate

Available in commercial, industrial, automotive,

military and space grades.

Rev. B

–

25 May. 98

5–1

Recommended Resources

Huayi-Ariston BCD-161 refrigerator circuit

NMM-11 type CO detection controller integrated circuit-block diagram

Circuit diagram of working in burst mode through external control

MP3 circuit diagram 5

TDA2040 power amplifier circuit

300MHZ oscillator circuit with frequency modulation

OR BR register setting problem! Please help!: Can anyone tell me about the BR OR register setting of MPC8260? For example, for the flash connected to CS0, how does BR[BA] represent its base address? How is the value of OR[AM] determined? I have j...; pikky Embedded System

[Discussion] What is the premise of using C language during ARM startup? ?: Phenomenon: When we develop applications using ARM, we will find that the startup code of ARM7 and ARM9 is written in assembly language.Is the C-language function called after the stack is initialized...; 05210324kw MCU

The CC2538 of the M3 core runs when the program is downloaded using CCS, but cannot be stopped and prompts to stay in reset: Dear engineers: Hello everyone, I have recently been using the CC2538 chip to run the program, and used TI's swrc271a\cc2538_foundation_firmware_1_0_1_0\driverlib\cc2538\examples\startup_files\startup...; a851614120a Microcontroller MCU

P2P, file transfer protocol solution selection: I want to make a P2P program recently, mainly to transfer files between two terminals on the Internet, but it must be based on an embedded platform, such as ARM. Here, the file transfer between two te...; chenxiaoang Embedded System

How to create events in a driver using DriverWorks: I use DriverWorks to create a time or spin lock in the driver. How should I create it?...; gobbs Embedded System

ucos ii interrupt task problem: I'm doing some ucos porting recently, but I use multiple interrupts to receive and send. In the system's interrupt management, I can nest interrupts, but in the task, I interrupt to receive data and t...; xiejian24919 Real-time operating system RTOS

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components