EEWORLDEEWORLDEEWORLD

Part Number

Search

511FBB156M250AAGR

Description
LVDS Output Clock Oscillator, 0.1MHz Min, 250MHz Max, 156.25MHz Nom,
CategoryPassive components    oscillator   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

511FBB156M250AAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511FBB156M250AAGR - - View Buy Now

511FBB156M250AAGR Overview

LVDS Output Clock Oscillator, 0.1MHz Min, 250MHz Max, 156.25MHz Nom,

511FBB156M250AAGR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1541957753
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
maximum descent time0.8 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency250 MHz
Minimum operating frequency0.1 MHz
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.8mm
Certification statusNot Qualified
longest rise time0.8 ns
Maximum slew rate23 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry52/48 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
C8051 SMBUS problem, help
[i=s]This post was last edited by paulhyde on 2014-9-15 03:46[/i] #include #include// SFR declarations #include "adxl.h" //---------------------------------------- ------------------------------------...
caobingluo Electronics Design Contest
Decode the PT226 coded signal with 51
#includereg51.h //51 series header file #includeintrins.h //Convenient to call _nop_(); for delay; unsigned char Receive[3] ; //Decoding buffer: Receive[0]: A0 A1 A2 A3 ; Recdive[1]: A4 A5 A6 A7 ; Rec...
用心思考 51mcu
[Design Tools] Using Xilinx FPGA to create high-end bit-accurate and cycle-accurate floating-point DSP algorithm implementation solutions
Current trends in system requirements and available FPGAs are driving floating point implementations to become more reusable. This white paper and video explain how (unlike other design flows) System ...
GONGHCU FPGA/CPLD
Application of “C2000+TMS570” dual-chip solution in automotive electric drive functional safety
[align=left][color=rgb(85, 85, 85)][font="][size=14px]With the rapid development of new energy vehicles and the increasing complexity of automotive electronic systems, the functional safety of automob...
alan000345 Microcontroller MCU
Who has written a USB to serial port driver for wince5.0?
Has anyone written a USB to serial port driver for wince5.0? Is there any framework code for USB to serial port in the wince source code? Is there any manufacturer's EDGE/GPRS wireless network card th...
zorro1978 Embedded System
Launchpad first try stepper motor
Stepper motor control based on MSP430G2231[flash]http://player.youku.com/player.php/sid/XNDIwODE2ODky/v.swf[/flash]A Xu's works The Launchpad core board plus the base board are used to control the ste...
juring Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2206  207  2285  1594  1901  45  5  47  33  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号