EEWORLDEEWORLDEEWORLD

Part Number

Search

511BCA000351BAGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511BCA000351BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511BCA000351BAGR - - View Buy Now

511BCA000351BAGR Overview

SINGLE FREQUENCY XO, OE PIN 1

511BCA000351BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency351kHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
How to use the C2000 chip to generate the following PWM waveform
How to use the ePWM module of C2000 (such as 2803x) chip to generate the following PWM waveform (one output clock lags behind the other half PWM cycle)?...
喜鹊王子 TI Technology Forum
AD9361 register configuration help
[color=#000][font=宋体]Hello everyone! [/font][/color] [color=#000][font=宋体] During the initialization and configuration of the AD9361 register, the 247-bit register instruction failed to read, resultin...
swain ADI Reference Circuit
Why Op Amps Oscillate – Two Common Causes
[i=s] This post was last edited by dontium on 2015-1-23 12:40 [/i] [align=left][size=4]I found several good [color=#000000] articles in the TI E2E community, [size=4][size=3] and translated them to sh...
德州仪器 Analogue and Mixed Signal
EtherCAT interface reference design for TI high-performance MCUs
This reference design demonstrates how to connect a C2000 Delfino MCU to an EtherCAT ET1100 slave controller. The interface supports a demultiplexed address/data bus for maximum bandwidth and minimum ...
Jacktang Microcontroller MCU
How to read MP3 data from USB flash drive via ISP1362 using AT89C51 C program
I want to use AT89C51SND1C microcontroller to read the data from USB flash drive. I don't know how to read it. Please give me some advice. It is better to write it in C language. My compiler is Keil C...
ghy Embedded System
C6000 External Interrupt Example Program
CSL_Status intStat; CSL_IntcContext gpiocontext; CSL_IntcEventHandlerRecord isr_gpio; CSL_IntcEventHandlerRecord record[1]; CSL_IntcGlobalEnableState state; CSL_IntcParam vectId; CSL_IntcHandle gpioIn...
Aguilera Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2579  709  186  1908  295  52  15  4  39  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号