EEWORLDEEWORLDEEWORLD

Part Number

Search

510MBA156M250BAG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510MBA156M250BAG Online Shopping

Suppliers Part Number Price MOQ In stock  
510MBA156M250BAG - - View Buy Now

510MBA156M250BAG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510MBA156M250BAG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency156.25MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Using STM32's MPU (Memory Protection Unit) to implement code isolation and access control
Problem/Goal and SolutionObjective: Only allow "high-level functions" to access data in OTP, other applications cannot directly read OTP contentExample @ F413-Nucleo, F401-NucleoTarget environmentThe ...
nmg stm32/stm8
C implementation of incremental pid algorithm in msp430 microcontroller
#include  #include  struct _pid {    int pv; /*integer that contains the process value*/    int sp; /*integer that contains the set point*/    float integral;    float pgain;    float igain;    float ...
灞波儿奔 Microcontroller MCU
How to emulate ROM generated by ISE
The simulation of Xilinx's ROM in modelsim fails, and it says that the .mif file cannot be read!!!...
vbeau FPGA/CPLD
【Video】HPS access FPGA experiment
[media=swf,500,375]http://player.youku.com/player.php/sid/XNzI3NjE0MjEy/v.swf[/media]...
chenzhufly FPGA/CPLD
How do I view global static variables (local variables seem simple) when debugging in VS2005? View memory? How do I calculate the address of global static variables in memory?
How do I view global static variables (local variables seem simple) when debugging in VS2005? Look at the memory? How do I calculate the address of global static variables in memory? Look at the MAP f...
filter Embedded System
FPGA embedded system design.part1.rar
FPGA embedded system design.part1.rar...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 906  2403  744  253  10  19  49  15  6  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号