DTS24H21-11SE datasheet, PDF - EEWORLD Datasheet

DTS24H21-11SE: DescriptionDTS24H21-11SE; CategoryThe connector; File Size807KB，24 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

DTS24H21-11SE Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DTS24H21-11SE	-	-	View	Buy Now

DTS24H21-11SE

Parameter Name	Attribute value
Connector System	line to panel, line to panel
Sealable	yes
Connectors and terminals terminate to	Wires and cables
Housing size	21
Housing type	Lock nut female end
Number of Positions	11
Number of power supply locations	11
Number of signal positions	0
Pre-installed	no
Shell material	Stainless steel
Insulation Materials	Glass
Sealed	yes
Contact Current Rating (Max) (A)	23
reverse polarity	standard
Terminal layout	21 – 11
Terminal type	socket
polar code	E
Joint alignment type	keying
Joint fixation type	Thread
Location monitoring	0°
Cable size (AWG)	12 – 14
Working group temperature range	-65 – 200 °C [ -85 – 392 °F ]
Circuit Application	Power

BRANCHE CONNECTEURS AEROMILITAIRES

DTS series

MIL-DTL-38999 Aluminium

Serie III

How to use TI simulation software signal analyzer? 3pin always reports an error: How to use TI simulation software signal analyzer? 3pin's eeworldpostqq...; 00superman00 DSP and ARM Processors

Zhejiang University undergraduate thesis: Research on value-based scene extraction algorithm in digital images: Zhejiang University undergraduate thesis: Research on value-based scene extraction algorithm in digital images...; maker DSP and ARM Processors

Freescale Coldfire USB Host Driver: This is a detailed document of a ColdFire USB host driver written by Freescale. It was originally designed for the MCF5272 MPU, but it is also suitable for other ColdFire v2 and v3 series MPUs.Very va...; bluehacker NXP MCU

Motor Testing Discussion: Everyone is currently working on motors. What are the main destructive tests in motor testing? Let's talk about it....; long521 Motor Drive Control（Motor Control）

Three Key Points to Successfully Solving FPGA Design Timing Problems: 1. Necessary clock skew and timing margins for data acquisition; 2. Creating and controlling timing margins; 3. Ensuring signal integrity...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components