EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74ALS533N

Description
IC LATCH OCTAL D-TYPE 3ST 20-DIP
Categorysemiconductor    logic   
File Size57KB,6 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

DM74ALS533N Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74ALS533N - - View Buy Now

DM74ALS533N Overview

IC LATCH OCTAL D-TYPE 3ST 20-DIP

DM74ALS533N Parametric

Parameter NameAttribute value
logical typeD type transparent latch
circuit8:8
Output typeThree states
Voltage - Power4.5 V ~ 5.5 V
independent circuit1
Delay time - propagation4ns
Current - output high, low2.6mA,24mA
Operating temperature0°C ~ 70°C
Installation typeThrough hole
Package/casing20-DIP(0.300",7.62mm)
Supplier device packaging20-PDIP
DM74ALS533 Octal D-Type Transparent Latch with 3-STATE Outputs
April 1984
Revised February 2000
DM74ALS533
Octal D-Type Transparent Latch with 3-STATE Outputs
General Description
These 8-bit registers feature totem-pole 3-STATE outputs
designed specifically for driving highly-capacitive or rela-
tively low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these registers with
the capability of being connected directly to and driving the
bus lines in a bus-organized system without need for inter-
face or pull-up components. They are particularly attractive
for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight inverting latches of the DM74ALS533 are trans-
parent D-type latches. While the enable (G) is HIGH the Q
outputs will follow the complement of the data (D) inputs.
When the enable is taken LOW the output will be latched at
the complement of the level of the data that was set up.
A buffered output control input can be used to place the
eight outputs in either a normal logic state (HIGH or LOW
logic levels) or a high-impedance state. In the high-imped-
ance state the outputs neither load nor drive the bus lines
significantly.
The output control does not affect the internal operation of
the latches. That is, the old data can be retained or new
data can be entered even while the outputs are OFF.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
3-STATE buffer-type outputs drive bus lines directly
Ordering Code:
Order Number
DM74ALS533WM
DM74ALS533N
Package Number
M20B
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
© 2000 Fairchild Semiconductor Corporation
DS006222
www.fairchildsemi.com

DM74ALS533N Related Products

DM74ALS533N DM74ALS533WM DM74ALS533WMX
Description IC LATCH OCTAL D-TYPE 3ST 20-DIP IC LATCH TRANSP OCT D 3ST 20SOIC IC LATCH TRANSP OCT D 3ST 20SOIC
logical type D type transparent latch D type transparent latch D type transparent latch
circuit 8:8 8:8 8:8
Output type Three states Three states Three states
Voltage - Power 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V
independent circuit 1 1 1
Delay time - propagation 4ns 4ns 4ns
Current - output high, low 2.6mA,24mA 2.6mA,24mA 2.6mA,24mA
Operating temperature 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C
Installation type Through hole surface mount surface mount
Package/casing 20-DIP(0.300",7.62mm) 20-SOIC (0.295", 7.50mm wide) 20-SOIC (0.295", 7.50mm wide)
Supplier device packaging 20-PDIP 20-SOIC 20-SOIC
The full metal touch solution is here, take a look if you like it!
[size=4][b]Market Trends[/b][/size] Metal materials, due to their beautiful appearance, fully waterproof design, low-key luxury temperament, combined with brushing, sandblasting and hollowing, perfect...
alan000345 Microcontroller MCU
Please advise on the execution process of interrupt
Generally, the process of applying for an interrupt IST is as follows: For example, external interrupt: 1. Enable interrupt 2. Create event 3. Apply for interrupt number 4. Bind interrupt and event 5....
yu4821483 Embedded System
Three powerful development boards are waiting for you to test - STM32F469
[size=3][b][color=#ff0000]STM32F469[/color][font=微软雅黑][color=#000000]development board,[/color][color=#000000]are you interested[/color]in evaluating[color=#000000]? [/color][/font][/b][/size] [size=3...
eric_wang DIY/Open Source Hardware
Help with UART5 receive interrupt on PIC32MX795F512H
I would like to ask why UART5 cannot enter the receiving interrupt, but can send data. UART1, 2, 3, and 4 are all debugged, but only UART5 cannot enter the receiving interrupt. When debugging PIC32MX7...
lzgztm521 Microchip MCU
Looking for a second-hand development board Zhengzhou is the best
As the title says, I'm a novice and want to get started. Which great god has an idle development board? Please give me one:kiss::kiss::kiss:...
chmmoon Microchip MCU
What are the differences between njm2114 and njm2114d?
What is the difference between njm2114 and njm2114d? There is a letter such as "D" or "M" after the silk screen 2114 on this kind of integrated operational amplifier. What does it stand for? Does it h...
ZY@ MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1271  2630  2069  56  822  26  53  42  2  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号