EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74AS373N

Description
IC LATCH TRANSP OCT D 3ST 20-DIP
Categorysemiconductor    logic   
File Size59KB,6 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

DM74AS373N Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74AS373N - - View Buy Now

DM74AS373N Overview

IC LATCH TRANSP OCT D 3ST 20-DIP

DM74AS373N Parametric

Parameter NameAttribute value
logical typeD type transparent latch
circuit8:8
Output typeThree states
Voltage - Power4.5 V ~ 5.5 V
independent circuit1
Delay time - propagation3.5ns
Current - output high, low15mA,48mA
Operating temperature0°C ~ 70°C
Installation typeThrough hole
Package/casing20-DIP(0.300",7.62mm)
Supplier device packaging20-PDIP
DM74AS373 Octal D-Type Transparent Latch with 3-STATE Outputs
April 1984
Revised March 2000
DM74AS373
Octal D-Type Transparent Latch with 3-STATE Outputs
General Description
These 8-bit registers feature totem-pole 3-STATE outputs
designed specifically for driving highly-capacitive or rela-
tively low-impedance loads. The high-impedance state and
increased high-logic-level drive provide these registers with
the capability of being connected directly to and driving the
bus lines in a bus-organized system without need for inter-
face or pull-up components. They are particularly attractive
for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight latches of the DM74AS373 are transparent D-
type latches, meaning that while the enable (G) is HIGH
the Q outputs will follow the data (D) inputs. When the
enable is taken LOW the output will be latched at the level
of the data that was set up.
A buffered output control input can be used to place the
eight outputs in either a normal logic state (HIGH or LOW
logic levels) or a high impedance state. In the high-imped-
ance state the outputs neither load nor drive the bus lines
significantly.
The output control does not affect the internal operation of
the latches. That is, the old data can be retained or new
data can be entered even while the outputs are OFF.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
Functionally and pin for pin compatible with LS and ALS
TTL counterparts
s
Improved AC performance over LS and ALS TTL coun-
terparts
s
3-STATE buffer-type outputs drive bus lines directly
Ordering Code:
Order Number
DM74AS373WM
DM74AS373N
Package Number
M20B
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
© 2000 Fairchild Semiconductor Corporation
DS006309
www.fairchildsemi.com

DM74AS373N Related Products

DM74AS373N DM74AS373WM DM74AS373WMX
Description IC LATCH TRANSP OCT D 3ST 20-DIP IC LATCH TRANSP OCT D 3ST 20SOIC IC LATCH TRANSP OCT D 3ST 20SOIC
logical type D type transparent latch D type transparent latch D type transparent latch
circuit 8:8 8:8 8:8
Output type Three states Three states Three states
Voltage - Power 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V
independent circuit 1 1 1
Delay time - propagation 3.5ns 3.5ns 3.5ns
Current - output high, low 15mA,48mA 15mA,48mA 15mA,48mA
Operating temperature 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C
Installation type Through hole surface mount surface mount
Package/casing 20-DIP(0.300",7.62mm) 20-SOIC (0.295", 7.50mm wide) 20-SOIC (0.295", 7.50mm wide)
Supplier device packaging 20-PDIP 20-SOIC 20-SOIC
Common faults of LCD monitors
When the monitor is used as the monitor terminal of the matrix control system, why does the matrix controller switch the image and there will be a period of asynchronism when the matrix controller swi...
xyh_521 Industrial Control Electronics
The string displayed on the front desk is garbled
Is there any problem using Format like this under EVC? void CTestDlg::OnResult() { UpdateData(true); m_RESULT.Format(_T("%s"),"123"); UpdateData(false); }...
5932liu Embedded System
Guess what this is for?
You have to look carefully, it's very subtle, and you can tell at a glance that it's the 2.54mm pitch connector we use....
wstt Microcontroller MCU
Born only for uC, uS's growth process 19 (slightly unexpected M25P80)
Sorry, I didn't post this post until today this week. And there was very little content last week. It was because I encountered some troubles when I was working on the M25P80 chip. Now that I think ab...
辛昕 Programming Basics
C8051F350 MCU
I'm currently using C8051F350 to make a voltmeter, but there was a problem when debugging ADC. I don't know why the contents of ADC0L, ADC0M, and ADC0H are always 0. I hope someone who has learned abo...
idol之歌 MCU
Share the solution to listen to music while charging an Android phone (listen and play while charging)
Since the USB-IF organization released the USB Type-C standard in 2013 and LeTV released the first mobile phone with Type-C interface in 2014, the popularization of Type-C interface has become an irre...
LEGENDARYEEW Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 53  973  1306  2682  20  2  20  27  55  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号