EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74ALS520WM

Description
IC COMPARATOR IDENTITY 8B 20SOIC
Categorysemiconductor    logic   
File Size50KB,5 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

DM74ALS520WM Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74ALS520WM - - View Buy Now

DM74ALS520WM Overview

IC COMPARATOR IDENTITY 8B 20SOIC

DM74ALS520WM Parametric

Parameter NameAttribute value
typeidentity comparator
Number of digits8
outputLow effective
Output functionA=B
Voltage - Power4.5 V ~ 5.5 V
Current - output high, low2.6mA,24mA
Maximum propagation delay at different V, maximum CL20ns @ 5V,50pF
Operating temperature0°C ~ 70°C
Package/casing20-SOIC (0.295", 7.50mm wide)
Installation typesurface mount
DM74ALS520 • DM74ALS521 8-Bit Comparator
September 1986
Revised April 2000
DM74ALS520 • DM74ALS521
8-Bit Comparator
General Description
These comparators perform an “equal to” comparison of
two 8-bit words with provision for expansion or external
enabling. The matching of the two 8-bit input plus a logic
LOW on the EN input produces the output A
=
B on the
DM74ALS520 and DM74ALS521. The DM74ALS520 and
DM74ALS521 have totem pole outputs for wire AND cas-
cading. Additionally, the DM74ALS520 is provided with B
input pull up termination resistors for analog or switch data.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
Functionally and pin for pin compatible with LS family
counterpart
s
Improved output transient handling capability
Ordering Code:
Ordering Code
DM74ALS520WM
DM74ALS520N
DM74ALS521WM
SM74ALS521N
Package Number
M20B
N20A
M20B
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
EN
L
L
H
H
=
HIGH Logic Level
L
=
LOW Logic Level
X
=
Don't Care
Output
Data
A
=
B
A
B
X
A
=
B
L
H
H
© 2000 Fairchild Semiconductor Corporation
DS006114
www.fairchildsemi.com

DM74ALS520WM Related Products

DM74ALS520WM DM74ALS521N DM74ALS520N DM74ALS521WM DM74ALS521WMX DM74ALS520WMX
Description IC COMPARATOR IDENTITY 8B 20SOIC IC COMPARATOR IDENTITY 8B 20DIP IC COMPARATOR IDENTITY 8B 20DIP IC COMPARATOR IDENTITY 8B 20SOIC IC COMPARATOR IDENTITY 8B 20SOIC IC COMPARATOR IDENTITY 8B 20SOIC
type identity comparator identity comparator identity comparator identity comparator identity comparator identity comparator
Number of digits 8 8 8 8 8 8
output Low effective Low effective Low effective Low effective Low effective Low effective
Output function A=B A=B A=B A=B A=B A=B
Voltage - Power 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V
Current - output high, low 2.6mA,24mA 2.6mA,24mA 2.6mA,24mA 2.6mA,24mA 2.6mA,24mA 2.6mA,24mA
Maximum propagation delay at different V, maximum CL 20ns @ 5V,50pF 20ns @ 5V,50pF 20ns @ 5V,50pF 20ns @ 5V,50pF 20ns @ 5V,50pF 20ns @ 5V,50pF
Operating temperature 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C 0°C ~ 70°C
Package/casing 20-SOIC (0.295", 7.50mm wide) 20-DIP(0.300",7.62mm) 20-DIP(0.300",7.62mm) 20-SOIC (0.295", 7.50mm wide) 20-SOIC (0.295", 7.50mm wide) 20-SOIC (0.295", 7.50mm wide)
Installation type surface mount Through hole Through hole surface mount surface mount surface mount
Compilation encountered error #10010
I am running a pwm program given by a ti engineer. I created an empty rtos project and encountered the following error after importing it. Description Resource Path Location Type #10010 errors encount...
zhangyue Microcontroller MCU
PAL display FPGA implementation issues
I wrote a PAL interlaced display module on FPGA, using a 50HZ frame rate, generating composite blanking and composite synchronization control signals for odd and even fields, and sent them to DAV7123 ...
eeleader FPGA/CPLD
PULLUP in UCF reports an error during MAP
I am using XC6SLX9 chip, there is such a line in UCF: NET "A0SD"LOC = P33|PULLUP;This NET is used for the SDA pin of I2C, which usually needs to be pulled up, so it is written like this.But when MAPPI...
orta FPGA/CPLD
I am a newbie in electronics, can you recommend some useful electronic books or suggestions?
I have just started working in the electronic audio industry. Although I know some electronic principles, I am not proficient enough, especially circuit diagrams. I want to read some books in my spare...
Blindman Analog electronics
Can you send me a program to control ADS1605 with FPGA? Thanks
[table=98%,rgb(239, 245, 249)] [tr][td]If anyone has written this, please help me post it. Thanks in advance. QQ: [email]1099850660@qq.com[/email][/td][/tr] [/table]...
JasonnLee FPGA/CPLD
Regarding USB communication issues - waiting online...
I have a fire monitoring system that receives the monitored data through the serial port. Now I want to add the ability to receive the monitoring data through the USB interface. Now I don't know how t...
zy7786879 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 927  1317  1982  2727  655  19  27  40  55  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号