EEWORLDEEWORLDEEWORLD

Part Number

Search

74LVQ74SC

Description
IC FF D-TYPE DUAL 1BIT 14SOIC
Categorysemiconductor    logic   
File Size75KB,6 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

74LVQ74SC Online Shopping

Suppliers Part Number Price MOQ In stock  
74LVQ74SC - - View Buy Now

74LVQ74SC Overview

IC FF D-TYPE DUAL 1BIT 14SOIC

74LVQ74SC Parametric

Parameter NameAttribute value
FunctionSetup (preset) and reset
typeD type
Output typedifference
Number of components2
bits per component1
Clock frequency125MHz
Maximum propagation delay at different V, maximum CL14ns @ 3.3V,50pF
Trigger typepositive edge
Current - output high, low12mA,12mA
Voltage - Power2 V ~ 3.6 V
Current - static (Iq)20µA
Input capacitance4.5pF
Operating temperature-40°C ~ 85°C(TA)
Installation typesurface mount
Package/casing14-SOIC (0.154", 3.90mm wide)
74LVQ74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop
February 1992
Revised June 2001
74LVQ74
Low Voltage Dual D-Type
Positive Edge-Triggered Flip-Flop
General Description
The LVQ74 is a dual D-type flip-flop with Asynchronous
Clear and Set inputs and complementary (Q, Q) outputs.
Information at the input is transferred to the outputs on the
positive edge of the clock pulse. Clock triggering occurs at
a voltage level of the clock pulse and is not directly related
to the transition time of the positive-going pulse. After the
Clock Pulse input threshold voltage has been passed, the
Data input is locked out and information present will not be
transferred to the outputs until the next rising edge of the
Clock Pulse input.
Asynchronous Inputs:
LOW input to S
D
(Set) sets Q to HIGH level
LOW input to C
D
(Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on C
D
and S
D
makes both
Q and Q HIGH
Features
s
Ideal for low power/low noise 3.3V applications
s
Guaranteed simultaneous switching noise level and
dynamic threshold performance
s
Guaranteed pin-to-pin skew AC performance
s
Guaranteed incident wave switching into 75
Ordering Code:
Order Number
74LVQ74SC
74LVQ74SJ
Package Number
M14A
M14D
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
D
1
, D
2
CP
1
, CP
2
C
D1
, C
D2
S
D1
, S
D2
Q
1
, Q
1
, Q
2
, Q
2
© 2001 Fairchild Semiconductor Corporation
DS011347
Description
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs
www.fairchildsemi.com

74LVQ74SC Related Products

74LVQ74SC 74LVQ74SJ 74LVQ74SJX 74LVQ74SCX
Description IC FF D-TYPE DUAL 1BIT 14SOIC IC FF D-TYPE DUAL 1BIT 14SOP IC FF D-TYPE DUAL 1BIT 14SOP IC FF D-TYPE DUAL 1BIT 14SOIC
Function Setup (preset) and reset Setup (preset) and reset Setup (preset) and reset Setup (preset) and reset
type D type D type D type D type
Output type difference difference difference difference
Number of components 2 2 2 2
bits per component 1 1 1 1
Clock frequency 125MHz 125MHz 125MHz 125MHz
Maximum propagation delay at different V, maximum CL 14ns @ 3.3V,50pF 14ns @ 3.3V,50pF 14ns @ 3.3V,50pF 14ns @ 3.3V,50pF
Trigger type positive edge positive edge positive edge positive edge
Current - output high, low 12mA,12mA 12mA,12mA 12mA,12mA 12mA,12mA
Voltage - Power 2 V ~ 3.6 V 2 V ~ 3.6 V 2 V ~ 3.6 V 2 V ~ 3.6 V
Current - static (Iq) 20µA 20µA 20µA 20µA
Input capacitance 4.5pF 4.5pF 4.5pF 4.5pF
Operating temperature -40°C ~ 85°C(TA) -40°C ~ 85°C(TA) -40°C ~ 85°C(TA) -40°C ~ 85°C(TA)
Installation type surface mount surface mount surface mount surface mount
Package/casing 14-SOIC (0.154", 3.90mm wide) 14-SOIC (0.209", 5.30mm wide) 14-SOIC (0.209", 5.30mm wide) 14-SOIC (0.154", 3.90mm wide)
How does a mechanic who loves running set a running schedule?
[size=4][b]Pain is inevitable. Suffering is optional.[/b]Pain is inevitable, but suffering is optional. This is a quote from the writer Haruki Murakami in "What I Talk About When I Run". As a runner, ...
mzb2012 Talking
xilinx usb download cable
Xilinx platform cable usb (Xilinx download cable) 1. Target device VCC is compatible with 1.5V--5V 2. All Xilinx devices can be configured 3. Support iMPACT and ChipScope 4. Support JTAG and Slave Ser...
guowangguo Embedded System
USB driver issues
I want to use the built-in USB device on the PXA270 board, which involves the driver structure USBFNUSBD|HCD. If I want to use an external USB device, I need to involve the USB ROOT HUB driver. Where ...
chokee Embedded System
Does anyone have DDR355 or DDR400 desktop memory sticks?
My sister's motherboard is discarded. Now I can't watch TV smoothly even with the lowest standard definition. The CPU is ADM 1GHz, and there is only one 512M memory. Does anyone have a discarded one? ...
wangfuchong Talking
Electric vehicle charging station solutions
[b]Electric vehicle charging pile solution[/b][align=center]Chen Yuru[/align] [color=rgb(51, 51, 51)][font=sans-serif, Microsoft Yahei][size=14px][b][size=2]Design and selection[/size][/b][align=left]...
pofeng Automotive Electronics
PCI bus CH365 interface chip CPLD is XC9536 control 273, 374 chip
PCI bus, the interface chip is the CH365 chip of Nanjing Qinheng Electronics, the CPLD chip is the XC9536 of Xilinx, and 4 273 chips and 4 374 chips are connected. The program in the XC9536 chip is wr...
heise FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1581  324  2471  1900  227  32  7  50  39  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号