EEWORLDEEWORLDEEWORLD

Part Number

Search

530CA64M6670DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530CA64M6670DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530CA64M6670DG - - View Buy Now

530CA64M6670DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530CA64M6670DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency64.667MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)88mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Teacher's Day is coming, everyone is happy
Engineer, what's your last name? @ The engineer with the most legs is named Wu, and is called Wu Gong (centipede); @ The engineer with the darkest face is named Bao, and is called Bao Gong (Bao Gong);...
led2015 Talking
What is a good way to analyze video file information?
I am now studying the parsing of video files. Is there any interface? I have read the AM-MEDIA-TYPE mentioned in the development guide. I have also read some interfaces of IMediaDet, but it seems to b...
mcuwing Embedded System
How do I generate a .SYS file using WinDriver?
How do I generate a .SYS file using WinDriver? The driver file I generated using WinDriver has been compiled and debugged successfully with VC6.0. Now I want to generate a .SYS file, but I don't know ...
wktm Embedded System
EEWORLD University - Master high-voltage MOSFET/IGBT gate drive design
Master high-voltage MOSFET/IGBT gate drive design : https://training.eeworld.com.cn/course/4453...
hi5 Power technology
Electronics newbie
Which circuit simulation software is most commonly used in companies now?...
wd123 Analog electronics
Questions about FPGA2HPS
Does anyone have a FPGA2HPS example? I have been studying it for a long time but I still don't understand it. Please help me! By the way, how do FPGA and HPS communicate data through SDRAM?...
wlh_yuer FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2489  2096  2197  1118  794  51  43  45  23  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号