EEWORLDEEWORLDEEWORLD

Part Number

Search

530CA66M6667DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530CA66M6667DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530CA66M6667DG - - View Buy Now

530CA66M6667DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530CA66M6667DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency66.6667MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)88mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
There are a batch of boards that are half sold and half given away, and I don't want them to continue to gather dust
[i=s] This post was last edited by Sur on 2016-8-16 21:22 [/i] The courier said that it was half sold and half given away, because some of the boards were given away by the event organizer. I feel unc...
Sur Buy&Sell
2005 China Electronics Industry Salary Ranking
2005 China Electronics Industry Salary RankingBy Pu Wenqing Mr. Gao is an electronic design engineer at a company in Chengdu. To be more precise, he should be called an assistant engineer. He has been...
settleinsh FPGA/CPLD
Sate210/Sate210-F DM9000 driver debugging experience under android/linux
[p=26, null, left][color=rgb(0, 0, 0)][font=Arial]// Topic: Finally I feel relieved and would like to share my experience of debugging the DM9000 driver under Sate210 android this week[/font][/color][...
Wince.Android Embedded System
Notes on problems encountered and solutions when using MPLAB
2011-09-09 14:45:44 | Category: Technology | Tags: processor types do| Font sizesubscription1. Error - processor types do not agree across all input files.SolutionThis error typically occurs when you ...
happde TI Technology Forum
What is FPGA
As a key device in the development of many products, FPGA has attracted much attention from all sides. You may have heard of FPGA, but not really understand it, or you may already know the existence o...
giftFPGA FPGA/CPLD
Reliability Design of Single Chip Microcomputer Reset Circuit
Reliability Design of MCU Reset Circuit, Produced by Zhou Ligong...
tonytong MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1227  615  539  1209  1053  25  13  11  22  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号