EEWORLDEEWORLDEEWORLD

Part Number

Search

530PA50M0000DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components    oscillator   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530PA50M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530PA50M0000DG - - View Buy Now

530PA50M0000DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530PA50M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency50 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
Maximum slew rate88 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
When laying out a PCB, for example, if the wiring of a resistor cannot be routed away, can the wiring be routed between the two pad terminals of the resistor?
When laying out a PCB, for example, if a resistor cannot be routed away, can the wire be routed between the two pad terminals of the resistor? Is there any harm in doing so?...
小太阳yy Analog electronics
Problems encountered in the three-phase PFC project, please help me
Using TMS320X28121. The algorithm is voltage outer loop and current inner loop control (both are PI control), svpwm algorithm I don't understand why phase compensation is needed. How are the above thr...
li4850729 DSP and ARM Processors
The program cannot write properly to WCH's CH552 T. Please help me.
[i=s]This post was last edited by hakura on 2019-1-30 17:13[/i] I think it is difficult to read because I am using machine translation, but I would be happy if you could reply. I wrote a program for C...
hakura 51mcu
The current state of high definition
At the end of 2009, someone shouted the slogan "2010 will be the first year of high-definition". Judging from the situation in the past six months of 2010, the "first year of high-definition" is not j...
xyh_521 Industrial Control Electronics
What's wrong with my "hexadecimal to decimal function"?
In the program, AD sampling gets a hexadecimal number: #define uint16 unsigned int uint16 AD_Result=0; AD_Result=ADRESL&0x00FF; AD_Result|=ADRESH>12)&0x000f); s[1]=(((src>>8)&0x000f); s[2]=((src>>4)&0...
面纱如雾 Microchip MCU
Verilog warning request help
Warning: Using design file convert.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in projectInfo: Found entity 1: conver...
不屈的生命 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1139  571  486  596  649  23  12  10  14  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号