EEWORLDEEWORLDEEWORLD

Part Number

Search

531FC166M556DG

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531FC166M556DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531FC166M556DG - - View Buy Now

531FC166M556DG Overview

SINGLE FREQUENCY XO, OE PIN 1

531FC166M556DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency166.556MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
What are the benefits of WM reserved memory over dynamic allocation?
I haven't been here for a long time, hello everyone. I was debugging something recently, and the boss said that I need to reserve memory for this driver. Previously, HalAllocateCommonBuffer dynamicall...
userchen Embedded System
Ask for help wince5.0 touch screen driver problem
CE5.0 touch screen driver's DDI function BOOL TouchPanelEnable( PFN_TOUCH_PANEL_CALLBACK pfnCallback ) Does PFN_TOUCH_PANEL_CALLBACK point to the callback function? Which callback function does it poi...
xifangyu Embedded System
Question about IF statement
In the same process, the sensitive signal is CLK. Do the two IF statements have priority? Are they executed sequentially or simultaneously?...
eeleader-mcu FPGA/CPLD
List of topics for the National Undergraduate Electronic Design Competition from 1994 to 2009
[i=s] This post was last edited by paulhyde on 2014-9-15 09:25 [/i] The first (1994) National Undergraduate Electronic Design Competition Topic1 Simple CNC DC Power SupplyTopic 2 Multi-channel Data Ac...
open82977352 Electronics Design Contest
AD installation component library video tutorial
I saw a video tutorial on AD installation component library and shared it. https://v.youku.com/v_show/id_XNDI4OTc2NTcxNg==.html?spm=a2h9p.12366999.app.5~5!2~5~5!2~5~5!2~5!3~5~5~5~5~5~21~22~TR~TD!2~5~5...
mcufz PCB Design
How to exit simulation state after quartus calls modelsim?
In quartus 8.0, I call modelsim-altera6.1 to enter the simulation state , but when I exit the simulation state, I can only completely exit the simulation state by closing modelsim-altera. How can I co...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2193  473  790  375  1080  45  10  16  8  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号