EEWORLDEEWORLDEEWORLD

Part Number

Search

XC5200-6HQ240C

Description
FPGA, 64 CLBS, 2000 GATES, 83 MHz, PQCC84
Categorysemiconductor    Programmable logic devices   
File Size547KB,73 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XC5200-6HQ240C Overview

FPGA, 64 CLBS, 2000 GATES, 83 MHz, PQCC84

XC5200-6HQ240C Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals84
Maximum operating temperature85 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Processing package descriptionPlastic, LCC-84
stateDISCONTINUED
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeChipCARRIER
surface mountYes
Terminal formJ BEND
Terminal spacing1.27 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelother
organize64 CLBS, 2000 Doors
Maximum FCLK clock frequency83 MHz
Number of configurable logic modules64
Programmable logic typeFIELD PROGRAMMABLE GATE array
Number of equivalent gate circuits2000
The maximum delay of a CLB module5.6 ns
0
R
XC5200 Series
Field Programmable Gate Arrays
0
7*
November 5, 1998 (Version 5.2)
Product Specification
-
Footprint compatibility in common packages within
the XC5200 Series and with the XC4000 Series
- Over 150 device/package combinations, including
advanced BGA, TQ, and VQ packaging available
Fully Supported by Xilinx Development System
- Automatic place and route software
- Wide selection of PC and Workstation platforms
- Over 100 3rd-party Alliance interfaces
- Supported by shrink-wrap Foundation software
Features
• Low-cost, register/latch rich, SRAM based
reprogrammable architecture
- 0.5µm three-layer metal CMOS process technology
- 256 to 1936 logic cells (3,000 to 23,000 “gates”)
- Price competitive with Gate Arrays
• System Level Features
- System performance beyond 50 MHz
- 6 levels of interconnect hierarchy
- VersaRing
I/O Interface for pin-locking
- Dedicated carry logic for high-speed arithmetic
functions
- Cascade chain for wide input functions
- Built-in IEEE 1149.1 JTAG boundary scan test
circuitry on all I/O pins
- Internal 3-state bussing capability
- Four dedicated low-skew clock or signal distribution
nets
• Versatile I/O and Packaging
- Innovative VersaRing
I/O interface provides a high
logic cell to I/O ratio, with up to 244 I/O signals
- Programmable output slew-rate control maximizes
performance and reduces noise
- Zero Flip-Flop hold time for input registers simplifies
system timing
- Independent Output Enables for external bussing
Description
The XC5200 Field-Programmable Gate Array Family is
engineered to deliver low cost. Building on experiences
gained with three previous successful SRAM FPGA fami-
lies, the XC5200 family brings a robust feature set to pro-
grammable logic design. The VersaBlock
logic module,
the VersaRing I/O interface, and a rich hierarchy of inter-
connect resources combine to enhance design flexibility
and reduce time-to-market. Complete support for the
XC5200 family is delivered through the familiar Xilinx soft-
ware environment. The XC5200 family is fully supported on
popular workstation and PC platforms. Popular design
entry methods are fully supported, including ABEL, sche-
matic capture, VHDL, and Verilog HDL synthesis. Design-
ers utilizing logic synthesis can use their existing tools to
design with the XC5200 devices.
.
7
Table 1: XC5200 Field-Programmable Gate Array Family Members
Device
Logic Cells
Max Logic Gates
Typical Gate Range
VersaBlock Array
CLBs
Flip-Flops
I/Os
TBUFs per Longline
XC5202
256
3,000
2,000 - 3,000
8x8
64
256
84
10
XC5204
480
6,000
4,000 - 6,000
10 x 12
120
480
124
14
XC5206
784
10,000
6,000 - 10,000
14 x 14
196
784
148
16
XC5210
1,296
16,000
XC5215
1,936
23,000
10,000 - 16,000 15,000 - 23,000
18 x 18
324
1,296
196
20
22 x 22
484
1,936
244
24
November 5, 1998 (Version 5.2)
7-83
Help: My 2810 board is locked before the program is burned
The power supply of the flash is 3.3V, the reset is 3.3V, and the most important thing is that it is connected to the emulator, but it asks for a password when it is about to download. I have tried al...
angel263wy Microcontroller MCU
The “secret weapon” to reduce testing costs
Consumer electronics, such as cell phones, PDAs , digital cameras, and portable entertainment systems , are becoming smaller, faster, and cheaper, and the time to market for these new products is fast...
Jack_ma Test/Measurement
Digital Oscilloscope Design Documentation Written by Teacher "Tanaka Kun"
Digital oscilloscope design document written by teacher "田中坤", goodBased on the hardware resources of Mini51 board, I have been thinking about the scheme of digital oscilloscope for a long time, but I...
fish001 DIY/Open Source Hardware
Ask about SDRAM storage
The product I recently developed uses two SDRAMs. The capacity of a single chip is 512Mbit, with 4 banks. The capacity of each bank is 8192*512*32bit (that is, 13 rows, 9 columns, and each unit is 32b...
6565 Embedded System
Image is too large for current RAM and RAMIMAGE settings
RAM AutoSize: RAM Start=8ad80000 RAM Size=fb280000 What does it mean when RAM Size=fb280000 is reported here? Is it really that big?...
liuyi17 Embedded System
Level conversion method
1. Bus Transceiver:Common devices: SN74LVTH245A (8-bit), SN74LVTH16245A (16-bit)Features: 3.3V power supply, direction control required,delay: 3.5ns, drive: -32/64mA,input tolerance: 5VApplication: da...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2634  377  922  765  1655  54  8  19  16  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号