3-102471-6 datasheet, PDF - EEWORLD Datasheet

3-102471-6: DescriptionTWO PART BOARD CONNECTOR, RECEPTACLE; CategoryThe connector The connector; File Size113KB，1 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

3-102471-6 Overview

TWO PART BOARD CONNECTOR, RECEPTACLE

Parameter Name	Attribute value
Reach Compliance Code	unknow
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD FLASH (50) OVER NICKEL
Contact completed and terminated	TIN LEAD OVER NICKEL
DIN compliance	NO
IEC compliance	NO
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	102471
Options	GENERAL PURPOSE
Base Number Matches	1

"Classic DSP C program and assembler library/common routines"——Study materials! !: http://sanhengxing.com/xzindex.asp There are other information about single-chip microcomputers, I wonder if you need it, everyone go and have a look! About DSP DSP (digital singnal processor) is a un...; hegip Embedded System

verilog HDL 编程问题求教？: 以下是一个简答的3-8译码器的代码： [align=left]module decoder_38(din,en,dout);[/align]input en; [align=left]input[2:0] din;[/align][align=left]output[7:0] dout;[/align][align=left]reg[7:0] dout;[/align ][align=left]a...; 喜鹊王子 FPGA/CPLD

A good STM32 introductory tutorial: A good STM32 introductory tutorial. I hope it will be helpful to novices. Specializing in STM8/32 QQ 940436962 [url=http://y-ec.taobao.com]http://y-ec.taobao.com[/url]...; fuqing5542 stm32/stm8

CAB packaged dll file: Please tell me how to write the inf file if you want to package the dll file into a CAB package...; yipfung Embedded System

MSP430 Registers: I looked at the manual of MSP430FR5739 today, and saw this column. . I am a little confused. . . . P1 and P2 are two registers, and there are two things P2SEL0 and P2SEL1 popping up here. . Please exp...; 1372794486 Microcontroller MCU

How to receive double data rate (DDR) data in Xilinx FPGA: How to receive double data rate (DDR) data in Xilinx FPGA Hello everyone:I would like to ask you a question: As the title says, how do you receive double data rate (DDR) data in Xilinx FPGA? Is it don...; eeleader-mcu FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components