EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT9005ACT7D-25DK

Description
OSC MEMS
CategoryPassive components   
File Size333KB,9 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet View All

SIT9005ACT7D-25DK Overview

OSC MEMS

SiT9005
1 to 141 MHz EMI Reduction Oscillator
Features
Applications
Spread spectrum for EMI reduction
Wide spread % option
Center spread: from ±0.125% to ±2%, ±0.125% step size
Down spread: -0.25% to -4% with -0.25% step size
Spread profile option: Triangular, Hershey-kiss
Programmable rise/fall time for EMI reduction: 8 options,
0.25 to 40 ns
Any frequency between 1 MHz and 141 MHz accurate to
6 decimal places
100% pin-to-pin drop-in replacement to quartz-based XO’s
Excellent total frequency stability as low as ±20 ppm
Operating temperature from -40°C to 85°C.
Low power consumption of 4.0 mA typical at 1.8V
Pin1 modes: Standby, output enable, or spread disable
Fast startup time of 5 ms
LVCMOS output
Industry-standard packages
QFN: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5 mm
2
Contact
SiTime
for SOT23-5 (2.9 x 2.8 mm
2
)
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Surveillance camera
IP camera
Industrial motors
Flat panels
Multi function printers
PCI express
Electrical Specifications
Table 1. Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated.
Typical values are at 25°C and 3.3V supply voltage.
Parameters
Output Frequency Range
Symbol
Min.
Typ.
Max.
Unit
Condition
Frequency Range
f
1
141
MHz
Frequency Stability and Aging
Frequency Stability
F_stab
-20
-25
-50
Operating Temperature Range
T_use
-20
-40
Supply Voltage
Vdd
1.62
2.25
2.52
2.7
2.97
2.25
Current Consumption
OE Disable Current
Idd
I_OD
Standby Current
I_std
1.8
2.5
2.8
3.0
3.3
5.6
5.0
5.0
4.6
2.1
0.4
+20
+25
+50
+70
+85
1.98
2.75
3.08
3.3
3.63
3.63
6.5
5.5
6.5
5.2
4.3
1.5
ppm
ppm
ppm
°C
°C
V
V
V
V
V
V
mA
mA
mA
mA
µA
µA
No load condition, f = 40 MHz, Vdd = 2.5V to 3.3V
No load condition, f = 40 MHz, Vdd = 1.8V
f = 40 MHz, Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z
state
f = 40 MHz, Vdd = 1.8V, OE = GND, Output in high-Z state
ST
= GND, Vdd = 2.5V to 3.3V, Output is weakly pulled down
ST
= GND, Vdd = 1.8V, Output is weakly pulled down
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C, and
variations over operating temperature, rated power supply
voltage. Spread = Off.
Operating Temperature Range
Extended Commercial
Industrial
Supply Voltage and Current Consumption
Rev 1.0
September 25, 2017
www.sitime.com
Solutions to interview questions I encountered twice
AT89C51 is a common chip in the 8051 series. If you write a program in C language, how many layers can a sub-function be called at most? Why? Don't you know how to consider the RAM space and stack dep...
talent11 Embedded System
SIGMATEL's D-MAJOR MP3 Hard Drive Application Notes
SigmaTel D-Major audio decoder solutions are ideal for the hard drive layer. SigmaTel's single-chip solution provides users with lower overall BOM and lower power consumption. It integrates all the ba...
lorant Analog electronics
Happy Teacher's Day! Exclusive benefits for moderators and teacher netizens
[size=5][color=#ff0000][b]First of all, I wish you all a happy Teacher's Day!! [/b][/color][/size][size=4]During this festival, the Core Coin auction in our forum is still going on, and five auctions ...
okhxyyo Talking
Reset time problem
[Ask if you don't understand] The TPS3802 chip is selected as the reset chip. The manual says that the reset time is 400ms (meets the requirement). But this 400ms is the delay implemented inside the c...
shaorc Analog electronics
Can anyone compare the characteristics of op amps made of various materials?
I am designing a small digital data acquisition instrument recently, which includes the commonly used 0-10V voltage measurement and 0-20mA current measurement. In the past, I have always used such a c...
bigbat Analog electronics
Verilog HDL---Guidelines for Designing Synthesizable State Machines
1. Guiding principles for designing synthesizable state machines: ( 1 ) Use a one-hot state machine (i.e., a state machine with only one register set in each state). ( 2 ) It is recommended to use cas...
捍卫真理 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2043  2751  2690  1309  1613  42  56  55  27  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号