EEWORLDEEWORLDEEWORLD

Part Number

Search

514NBB000112BAGR

Description
ANY FREQUENCY I2C PROGRAMMABLE X
CategoryPassive components   
File Size746KB,38 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514NBB000112BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514NBB000112BAGR - - View Buy Now

514NBB000112BAGR Overview

ANY FREQUENCY I2C PROGRAMMABLE X

514NBB000112BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputCMOS, dual channel (free)
Voltage - Power2.97 V ~ 3.63 V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 MH
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Pin Assignments:
See page 27.
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si514
A single chip computer test question, if you are interested, take a look
Use 8031, keyboard, 6-digit LED display, ADC0809 to form a system function, send the analog quantity to 8031 microcontroller through A/D conversion, and display it on 6-digit LED. Requirements: 1. Giv...
lilixia Embedded System
Take you to see the Freescale core production workshop!
[i=s]This post was last edited by paulhyde on 2014-9-15 09:14[/i] :victory: I went to Freescale to have a look during the summer vacation. I was lucky enough to go deep into the core area, the Freesca...
sunnyzhu12 Electronics Design Contest
Summary and classification analysis of questions from previous years' electronic competitions
[i=s]This post was last edited by paulhyde on 2014-9-15 09:13[/i] I was completely decadent during the three days of New Year's Day. I just played and slept. I went to work right away. I haven't done ...
jishuaihu Energy Infrastructure?
Fast pwm and capture calculation frequency
[code] void timer1() {TIMSK=(1[/code] [code]void fre_pwm(int i,int b) { DDRD |=(14); // OC1B pin is set to output DDRD |=(15); // OC1A pin is set to output TCCR1A=(0com1a1)|(1com1a0)|(1com1b1)|(0com1b...
xzzd1000 Microchip MCU
DSP algorithm transplantation based on davinci6467
Encapsulate a.64p into .x64p Da Vinci tool chain establishment (project compilation steps) Tool chain refers to the compilation environment for programs under Linux. Here, the videnc_copy project unde...
fish001 DSP and ARM Processors
[Excellent] WEBENCH series training courses are now online! Don’t miss it!
[font=微软雅黑][size=3]{:1_144:} Good news! EEworld University has launched another important new course! This time we bring you the WEBENCH series of training courses, which are exquisitely made and can'...
linjiang Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1698  1519  1529  2824  860  35  31  57  18  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号