EEWORLDEEWORLDEEWORLD

Part Number

Search

570TCC000748DGR

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570TCC000748DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570TCC000748DGR - - View Buy Now

570TCC000748DGR Overview

ANY, I2C PROGRAMMABLE XO

570TCC000748DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputCMOS
Voltage - Power2.25 V ~ 2.75 V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Good information sharing, in-depth knowledge of FRAM!!!
These days, I am using FRAM ( Fujitsu's MB89R, an RFID chip with built-in 2K FRAM)118C) , this is my first time to learn about FRAM , and I have learned a lot. I have googled some information and woul...
yidianyisi Integrated technical exchanges
stm32f407 burning problem
The st-link used for burning (as shown in the picture, I think it should be, I saw it on the Internet), the stm32f4 series has been downloaded in keil5, but there is no F4 option in add in driver setu...
1303234257 Electronics Design Contest
How to distinguish whether the extended memory in the system is program memory or data memory
How to distinguish whether the extended memory in the system is program memory or data memory...
chenyi9258 Embedded System
EETALK——How can programmers protect their own interests?
[align=left]Last year, there was a lot of buzz about Feng Dahui’s options being stolen by Ding Xiang Yuan. These days, two articles have been flooding my friend circle. One is written by the wife of Z...
赵玉田 Talking
A casual talk about circuit design: What level have you reached?
Xiao Xiong found some good blogs on some websites. For example, "Circuit Design Chat" is a good blog. I have collected 10 circuit design chats. I will release each one regularly. It is tentatively pla...
Fireflye Power technology
Regarding the AT^SCFG command problem, I hope experts can give me some advice
The URC destination interface can be configured in AT^SCFG. The following is the command format: Write Command Configure URC destination interface: AT^SCFG="URC/DstIfc"[,] Response(s) ^SCFG: "URC/DstI...
zizimolan Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1909  161  2710  1001  2007  39  4  55  21  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号