EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5338A-B06787-GMR

Description
I2C CONTROL, 4-OUTPUT, ANY FREQU
Categorysemiconductor    Analog mixed-signal IC   
File Size2MB,46 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

SI5338A-B06787-GMR Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5338A-B06787-GMR - - View Buy Now

SI5338A-B06787-GMR Overview

I2C CONTROL, 4-OUTPUT, ANY FREQU

SI5338A-B06787-GMR Parametric

Parameter NameAttribute value
Installation typesurface mount
Package/casing24-VFQFN Exposed Pad
Supplier device packaging24-QFN(4x4)
Si5338
I
2
C - P
R O GRA MM A B LE
A
NY
- F
R E Q U E N C Y
, A
NY
- O
UTPUT
Q
UAD
C
LOCK
G
ENERATOR
Features
Low power MultiSynth™ technology
enables independent, any-frequency
synthesis on four differential output
drivers
PCIe Gen 1/2/3/4 Common Clock and
Gen 3 SRNS compliant
Highly-configurable output drivers with
up to four differential outputs, eight
single-ended clock outputs, or a
combination of both
Low phase jitter of 0.7 ps RMS typ
High precision synthesis allows true
zero ppm frequency accuracy on all
outputs
Flexible input reference:

External
Single supply core with excellent
PSRR: 1.8, 2.5, 3.3 V
Independent frequency increment/
decrement feature enables
glitchless frequency adjustments in
1 ppm steps
Independent phase adjustment on
each of the output drivers with an
accuracy of <20 ps steps
Highly configurable spread
spectrum (SSC) on any output:
frequency from 5 to 350 MHz

Any spread from 0.5 to 5.0%

Any modulation rate from 33 to
63 kHz

Any
Ordering Information:
See page 42.
Pin Assignments
RSVD_GND
CLK0A
CLK0B
VDD
VDDO0
20
Independently configurable outputs
support any frequency or format:

LVPECL/LVDS:

HCSL:
0.16 to 710 MHz
0.16 to 250 MHz

CMOS: 0.16 to 200 MHz

SSTL/HSTL: 0.16 to 350 MHz
Independent output voltage per driver:
1.5, 1.8, 2.5, or 3.3 V
I
2
C/SMBus compatible interface
Easy to use programming software
Small size: 4 x 4 mm, 24-QFN
Low power: 45 mA core supply typ
Wide temperature range: –40 to
+85 °C
24
23
22
21
19
18
CLK1A
17
CLK1B
16
VDDO1
15
VDDO2
14
CLK2A
13
CLK2B
IN1
1
IN2
2
IN3
3
IN4
4
IN5
5
GND
GND
Pad
Applications
IN6
6
Ethernet switch/router
PCIe Gen1/2/3/4
Broadcast video/audio timing
Processor and FPGA clocking
Any-frequency clock conversion
MSAN/DSLAM/PON
Fibre Channel, SAN
Telecom line cards
1 GbE and 10 GbE
7
8
9
10
11
12
INTR
Description
The Si5338 is a high-performance, low-jitter clock generator capable of
synthesizing any frequency on each of the device's four output drivers. This timing
IC is capable of replacing up to four different frequency crystal oscillators or
operating as a frequency translator. Using its patented MultiSynth™ technology,
the Si5338 allows generation of four independent clocks with 0 ppm precision.
Each output clock is independently configurable to support various signal formats
and supply voltages. The Si5338 provides low-jitter frequency synthesis in a
space-saving 4 x 4 mm QFN package. The device is programmable via an I
2
C/
SMBus-compatible serial interface and supports operation from a 1.8, 2.5, or
3.3 V core supply. I
2
C device programming is made easy with the ClockBuilder™
Desktop software available at
www.silabs.com/ClockBuilder.
Measuring PCIe
clock jitter is quick and easy with the Silicon Labs PCIe Clock Jitter Tool.
Download it for free at
www.silabs.com/pcie-learningcenter.
Rev. 1.6 12/15
Copyright © 2015 by Silicon Laboratories
VDDO3
VDD
CLK3B
CLK3A
SCL
SDA
crystal: 8 to 30 MHz

CMOS input: 5 to 200 MHz

SSTL/HSTL input: 5 to 350 MHz

Differential input: 5 to 710 MHz
External feedback mode allows
zero-delay mode
Loss of lock and loss of signal
alarms
Top View
Si5338
Altium Designer Package Summary
Altium Designer Package Summary...
xiawanpin PCB Design
Prize-winning live broadcast: A wireless connection solution for both near and far distances. You are invited to watch at 10:00 am on March 25 (Thursday)!
Prize-winning live broadcast: A wireless connection solution for both near and far distances. You are invited to watch at 10:00 am on March 25 (Thursday)!Click here to registerLive broadcast time: 10:...
橙色凯 Integrated technical exchanges
Segmented constant current dimming
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]chengxl[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and in...
chengxl Power technology
Problems with TVS clamping circuits with inductive loads
Please take a look at this circuit. Assuming that the inductor current is 3A in steady state, the picture is the transient equivalent circuit when it is suddenly turned off. My question is that since ...
abchhcba Analog electronics
12864 program written with keil software, please share it with the master
12864 program written with keil software, please share it with the master...
usherjmp Microcontroller MCU
Follow these eight design rules to help you reduce parasitic signals in RF circuits
[b][b][size=14px]Rule 1: Ground vias should be located at the ground reference layer switch [/size][/b][/b][align=left]All currents flowing through the routed lines have equal return currents. There a...
maylove Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2264  1814  1838  399  905  46  37  9  19  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号