EEWORLDEEWORLDEEWORLD

Part Number

Search

530BB644M531DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530BB644M531DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530BB644M531DGR - - View Buy Now

530BB644M531DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530BB644M531DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency644.531MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
FPGA Design of Embedded Block Coding in JPEG2000
Abstract: In order to apply JPEG2000 to portable products, a hardware implementation scheme with efficient storage structure is adopted, and the corresponding register group and control logic are desi...
songrisi FPGA/CPLD
S3C2410 Data Sheet
[i=s] This post was last edited by paulhyde on 2014-9-15 09:30 [/i] Everyone, please take a look at the data sheet of Samsung's 2410, learn English well, and learn ARM9...
miaorui2008 Electronics Design Contest
Stepldr loading of s3c6410 failed
Does the stepldr of s3c6410 need the ecc check of nandflash? My flash is Samsung's 1g08, which uses 1bit ecc check. After downloading the stepldr to nandflash through jtag, I found that the stepldr lo...
fanfanworm Embedded System
National Undergraduate Electronic Design Competition++Common Circuit Module Production++2nd Edition_14101541
The complete PDF of the commonly used circuit modules for the National Undergraduate Electronic Design Competition. Please take it if you find it useful. ....
xjq704182394 Electronics Design Contest
Core module based on LM3SX9XX (No Net) series chips
The LM3SX9XX (NO Net) core module is designed based on the LM3S1968 and its pin-compatible chip . The core circuit has been fully integrated into the module , and only the chip GPIO and power pins are...
eyue Microcontroller MCU
Analog Characteristics of Digital Circuits
...
至芯科技FPGA大牛 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 383  700  1704  501  97  8  15  35  11  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号