EEWORLDEEWORLDEEWORLD

Part Number

Search

530HB340M000DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components    oscillator   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530HB340M000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530HB340M000DGR - - View Buy Now

530HB340M000DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530HB340M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency340 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply2.5 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate108 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Introducing Huawei's PCB design specifications
Introducing Huawei's PCB design specifications...
taojl2006 PCB Design
PCB design PCB board serpentine routing purpose
Any trace on the PCB will cause delay to the signal when passing a high-frequency signal. The main function of serpentine trace design on the PCB is to compensate for the smaller delay parts in the "s...
ESD技术咨询 PCB Design
Novice help: PT035TN01 V.6 (Innolux 3.5") LCD screen image display problem
Hello everyone, I am now adjusting the LCD of PT035TN01 V.6 in wince6.0, but it has not displayed. After reading the data sheet (07/1/17), it said that to initialize the screen register, it is necessa...
wanglicha Embedded System
I need help with FPGA image processing. The software part is complete but I am confused about the hardware part.
Save the image as a raw binary file, 8 bits. Each pixel forms a two-dimensional matrix. For example, a 705*715 image is a matrix of [705][715]. I want to achieve the relief effect of the image, which ...
maosirhere FPGA/CPLD
The relationship between FLASH, RAM and ROM
[size=4] FLASH is mainly used as program storage, which is to replace the previous ROM. The biggest advantage is that it reduces the cost of the chip and can be electrically erased. At present, the li...
fish001 Analogue and Mixed Signal
lab file
Where can I download the lab files in the ti classroom video?...
1345553180 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2644  2491  1453  1891  1583  54  51  30  39  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号