EEWORLDEEWORLDEEWORLD

Part Number

Search

531AB000212DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

531AB000212DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
531AB000212DGR - - View Buy Now

531AB000212DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

531AB000212DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency212kHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)121mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
help2416's QT design style sheet background image does not take effect
[i=s]This post was last edited by wowo8688 on 2015-4-11 13:25[/i] I created a QWidget template in my qt project, and then used the following code in main.cpp to set the background image but it is not ...
wowo8688 Embedded System
Linux MTD source code scenario analysis
Linux MTD source code scenario analysis...
liulong2007 Linux and Android
Causes of Solder Balling During Reflow Soldering
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:03[/i]...
lorant Mobile and portable
What is the purpose of these three assignment statements?
What is the purpose of these three assignment statements?...
QWE4562009 51mcu
【Altera SoC Experience Tour】+Time-to-Digital Converter Based on Carry-Lookahead Delay Chain
1.1 Working Principle The time interval to be measured corresponds to a positive pulse. Figure 1 shows the principle of measuring the delay tf between the falling edge of a positive pulse and the adja...
xiaomai516 FPGA/CPLD
Addition and subtraction circuits
[i=s] This post was last edited by jiming on 2016-1-6 13:17 [/i] I didn't study hard in school! I didn't understand many things, so I made this thing. Sometimes I don't even understand LM358, let alon...
jiming Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2322  1578  2749  950  2403  47  32  56  20  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号