EEWORLDEEWORLDEEWORLD

Part Number

Search

514KCB000942BAGR

Description
OSC XO 74.1758MHZ CMOS SMD
CategoryPassive components   
File Size746KB,38 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514KCB000942BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514KCB000942BAGR - - View Buy Now

514KCB000942BAGR Overview

OSC XO 74.1758MHZ CMOS SMD

514KCB000942BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency74.1758MHz
Functionenable/disable (programmable)
outputCMOS
Voltage - Power1.71 V ~ 1.89 V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 MH
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Pin Assignments:
See page 27.
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si514
Does anyone know CODEBUG?
I just saw a CODEBUG development board in an ad email from element14. It looks like it's for kids. Does anyone know anything about it?[url=http://cn.element14.com/codebug/codebug/codebug-programmable-...
dcexpert DIY/Open Source Hardware
For 50Hz interference signal, it is not necessary to use a notch filter
It is not necessary to use a notch filter for 50Hz interference signals. It is not necessary to use a notch filter for 50Hz interference because it is usually difficult to debug when the requirements ...
freq Analog electronics
How to accurately collect synchronization signals on FPGA
I would like to ask the experts: I recently used FPGA to collect 100MHz signal, and another channel was triggered synchronously. However, the rising edge of the trigger signal is around 40ns, which ev...
cshkeylock FPGA/CPLD
TM4C123GH6PM PWM無法設為0(全LOW)
想請問TM4C123GH6PM的PWM設定不能設為全LOW嗎? 當我PWM=0時,PWM會是全開(HIGH),而非LOW 是哪邊有設定錯誤嗎?初始設定如下ROM_SysCtlPWMClockSet(SYSCTL_PWMDIV_2);u32PWMClock = SysCtlClockGet() / 2;u32PWMPeriod=(u32PWMClock / PWM_FREQUENCY) - 1;u3...
t8521993 Microcontroller MCU
Photorelay TLP3547F Review
Through the previous understanding and testing, we have learned about photoelectric relays. 1. Fast response time, release time is less than 5ms. Suitable for working environment less than 10Hz. 2. No...
anger0925 Toshiba Photorelays TLP3547 Review
Please help me analyze the circuit diagram
What is the function of C1 in the picture?eeworldpostqq...
杨柳青年 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2112  950  2256  2129  853  43  20  46  18  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号