8T49N241NLGI8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8T49N241NLGI8

8T49N241NLGI8: DescriptionIC WIRELESS; Categorysemiconductor Analog mixed-signal IC; File Size1MB，67 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/; Environmental Compliance

Download Datasheet Parametric View All

8T49N241NLGI8 Overview

IC WIRELESS

8T49N241NLGI8 Parametric

Parameter Name	Attribute value
Installation type	surface mount
Package/casing	40-VFQFN Exposed Pad
Supplier device packaging	40-VFQFPN（6x6）

Preview

Download Datasheet

View All

FemtoClock

NG Universal Frequency

Translator

Description

The 8T49N241 has one fractional-feedback PLL that can be used as

a jitter attenuator and frequency translator. It is equipped with one

integer and three fractional output dividers, allowing the generation of

up to four different output frequencies, ranging from 8kHz to 1GHz.

These frequencies are completely independent of each other, the

input reference frequencies, and the crystal reference frequency. The

device places virtually no constraints on input to output frequency

conversion, supporting all FEC rates, including the new revision of

ITU-T Recommendation G.709 (2009), most with 0ppm conversion

error. The outputs may select among LVPECL, LVDS, HCSL or

LVCMOS output levels.

This makes it ideal to be used in any frequency synthesis application,

including 1G, 10G, 40G and 100G Synchronous Ethernet, OTN, and

SONET/SDH, including ITU-T G.709 (2009) FEC rates.

The 8T49N241 accepts up to two differential or single-ended input

clocks and a fundamental-mode crystal input. The internal PLL can

lock to either of the input reference clocks or just to the crystal to

behave as a frequency synthesizer. The PLL can use the second

input for redundant backup of the primary input reference, but in this

case, both input clock references must be related in frequency.

The device supports hitless reference switching between input

clocks. The device monitors both input clocks for Loss of Signal

(LOS), and generates an alarm when an input clock failure is

detected. Automatic and manual hitless reference switching options

are supported. LOS behavior can be set to support gapped or

un-gapped clocks.

The 8T49N241 supports holdover. The holdover has an initial

accuracy of ±50ppB from the point where the loss of all applicable

input reference(s) has been detected. It maintains a historical

average operating point for the PLL that may be returned to in

holdover at a limited phase slope.

The PLL has a register-selectable loop bandwidth from 0.2Hz to

6.4kHz.

The device supports Output Enable & Clock Select inputs and Lock,

Holdover & LOS status outputs.

The device is programmable through an I

C interface. It also supports

C master capability to allow the register configuration to be read

from an external EEPROM.

Programming with IDT’s

Timing Commander

software is

recommended for optimal device performance. Factory

pre-programmed devices are also available.

8T49N241

Datasheet

Typical Applications

• OTN or SONET / SDH equipment

• Gigabit and Terabit IP switches / routers including Synchronous

Ethernet

• Video broadcast

Features

• Supports SDH/SONET and Synchronous Ethernet clocks including

all FEC rate conversions

• 0.35ps RMS Typical Jitter (including spurs): 12kHz to 20MHz

• Operating Modes: Synthesizer, Jitter Attenuator

• Operates from a 10MHz to 50MHz fundamental-mode crystal or a

10MHz to 125MHz external oscillator

• Initial holdover accuracy of +50ppb.

• Accepts up to 2 LVPECL, LVDS, LVHSTL or LVCMOS input clocks

• Accepts frequencies ranging from 8kHz to 875MHz

• Auto and manual clock selection with hitless switching

• Clock input monitoring including support for gapped clocks

• Phase-slope limiting and fully hitless switching options to control

output clock phase transients

• Generates four LVPECL / LVDS / HCSL or eight LVCMOS output

clocks

• Output frequencies ranging from 8kHz up to 1.0GHz

(differential)

• Output frequencies ranging from 8kHz to 250MHz (LVCMOS)

• One integer divider ranging from ÷4 to ÷786,420

• Three fractional output dividers (see

Section, “Output Dividers”)

• Programmable loop bandwidth settings from 0.2Hz to 6.4kHz

• Optional fast-lock function

• Four General Purpose I/O pins with optional support for status &

control:

• Two Output Enable control inputs provide control over the four

clocks

• Manual clock selection control input

• Lock, Holdover and Loss-of-Signal alarm outputs

• Open-drain Interrupt pin

• Register programmable through I

C or via external I

C EEPROM

• Full 2.5V or 3.3V supply modes, 1.8V support for LVCMOS outputs,

GPIO and control pins

• -40°C to 85°C ambient operating temperature

• Package: 40-VFQFPN, lead-free (RoHS 6)

June 7, 2018

Recommended Resources

MC34063 reverse pole converter circuit

Collector JLC motor soft starter

data transmission circuit

Simultaneous starting control circuit diagram of multiple motors

555 simple DC voltage measuring instrument circuit

Computer motherboard circuit diagram 815 1_09

Haha, I want to apply for the fast moderator of the e-book download board: Hehe, I want to apply for the fast moderator of the e-book download board!!! Is it possible? :) :)...; snihc Suggestions & Announcements

I copied the schematic into Word and then converted it to PDF. What should I do if the annotations on the schematic are gone?: I copied the schematic into Word and then converted it to PDF. What should I do if the annotations on the schematic are gone?...; 超级超 PCB Design

[Mil MYD-YA15XC-T Review] + Unboxing and Power-on Test: [i=s]This post was last edited by dql2016 on 2021-10-30 20:44[/i]STM32MP1 is the first MPU launched by STMicroelectronics. It integrates 1-2 Arm Cortex-A7 application processor cores with a main frequ...; dql2016 Special Edition for Assessment Centres

stellarislaunchpad official resource library and example tutorials: ...; 神箭快快 Microcontroller MCU

Code Warrior 5.1 cannot open MCP files: After opening the mcp file for the first time, close it and generate an old.mcp file. When you open it again, the mcp file will be garbled and you can only open the old.mcp file....; 傻傻点 NXP MCU

The first case in China! A 72-year-old high-level paraplegic patient eats fried dough sticks and plays mahjong with his mind. Zhejiang University's brain-computer interface has achieved many firsts: "Hold it, great, move it towards your mouth, and move it back a little more, that's almost it, stop!" As Mr. Zhang took a sip of Coke, applause broke out in the ward.Mr. Zhang, 72 years old, was compl...; 硅步Robot Robotics Development

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components