530CC25M2560DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530CC25M2560DG

530CC25M2560DG: DescriptionCMOS Output Clock Oscillator,; CategoryPassive components oscillator; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530CC25M2560DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530CC25M2560DG	-	-	View	Buy Now

530CC25M2560DG Overview

CMOS Output Clock Oscillator,

530CC25M2560DG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	8321369459
Reach Compliance Code	compliant
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Nominal operating frequency	25.256 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
Maximum output low current	32 mA
Encapsulate equivalent code	DILCC6,.2
physical size	7.0mm x 5.0mm x 1.8mm
Maximum slew rate	88 mA
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

Phone anti-theft secret lock circuit diagram

N-phase beat pulse source circuit diagram

555 long delay circuit (1)

RD-l type 3 1/2 digit mostly used resistance measuring instrument circuit

Main circuit of medium frequency power supply with fast short circuit protection

About MAX232 Communication: I encountered a strange problem. The microcontroller only communicates with the computer serial port through MAX232. The same circuit board communicates normally with this computer, but cannot communi...; wy3168 MCU

Power Management in Windows XP: The Advanced Power Management (APM) specification defines the following power states: ? Ready S1 ? Standby S2 ? Suspend S3 ? Hibernate S4 ? Off S5 Three of these states can apply to individual compute...; pushu009azx Power technology

Can CC1100 achieve many-to-one transmission?: As the title says, can CC1100 be used to transmit data from multiple nodes to one node? If so, please give me some suggestions!...; dreamy5190 51mcu

12864 data sheet.pdf: 12864 data sheet.pdf...; zxopenljx FPGA/CPLD

Why does this program restart after running?: I don't quite understand why the following process will automatically restart after reaching the end? void main() { OSCCON = 01110100 ; // internal 16Mhz osc TRISD = 0X00 ; PORTD = 0x0000000 ; delay(1...; DoEarlyFuc Microchip MCU

UCOSII transplantation of real-time system: Can be used as a reference...; weiwei_123 Real-time operating system RTOS

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components