EEWORLDEEWORLDEEWORLD

Part Number

Search

530CC35M3280DG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530CC35M3280DG Online Shopping

Suppliers Part Number Price MOQ In stock  
530CC35M3280DG - - View Buy Now

530CC35M3280DG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530CC35M3280DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency35.328MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)88mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Embedded software engineer (Lenovo/China Unicom investment enterprise, Huawei ecosystem partner)
[p=25, null, left][color=rgb(51, 51, 51)][backcolor=transparent][size=14px]Direct recruitment by the company (Coordinate: Beijing; interested parties please contact or send your resume to [url=mailto:...
gaotianyu143 Recruitment
[STM32F769Discovery development board trial] Convenient SD card reading BMP file & QSPI reading and writing & SDRAM reading and writing
The STM32F769Discovery board is connected to a variety of external memories, including SD card, QSPI FLASH, SDRAM and EEPROM. There are two types of large-capacity FLASH that can be saved after power ...
donatello1996 Special Edition for Assessment Centres
[Gizwits Gokit3 Review] + Light up an RGB light
[i=s]This post was last edited by Youth is Best on 2021-1-21 21:18[/i]How should I put it? I have never used Arduino to develop projects before. I mainly use 32 and 51. After unboxing it yesterday, I ...
青春最好时 Domestic Chip Exchange
【Design Tools】The Design Warrior Guide To FPGA
The Design Warrior Guide To FPGA The Design Warrior Guide To FPGA...
785180572 FPGA/CPLD
TPMS matching method
Overview of tire pressure sensor learning methods The types of learning methods are divided into A, S, O, A/O, S/O, A/S/O, and C. Introduction to learning methods 1. A represents self-learning mode Le...
TPMS-NC Sensor
Looking for Chinese information on AT45DB161 and C51 reading and writing programs
I am a newbie and would like to ask all the seniors for information about FLASH ROM, especially SPI information. Thank you!...
wangzicc Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1674  221  319  1847  1407  34  5  7  38  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号