EEWORLDEEWORLDEEWORLD

Part Number

Search

FW-50-04-F-D-496-070

Description
.050'' BOARD SPACERS
CategoryThe connector   
File Size14KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

FW-50-04-F-D-496-070 Overview

.050'' BOARD SPACERS

FW-50-04-F-D-496-070 Parametric

Parameter NameAttribute value
Number of pins100
spacing0.050"(1.27mm)
Number of rows2
spacing0.050"(1.27mm)
Length - Overall Pin0.656"(16.662mm)
Length - Post (Mating)0.070"(1.778mm)
Length - overlap height0.496"(12.598mm)
Length - solder tail0.090"(2.286mm)
Installation typeThrough hole
Terminationwelding
Contact Plating - Post (Mating)gold
Contact Plating Thickness - Post (Mating)3.00µin (0.076µm)
colorblack
[Repost] Popular Science of Components: Principles and Applications of Laser Diodes
[align=left]1. Brief description[/align][align=left]Laser diode is a kind of light source semiconductor laser invented in the 1960s, also known as laser tube (Laser Diode). LASER is an abbreviation co...
皇华Ameya360 DIY/Open Source Hardware
LabView Notes 3: Three methods to implement dice games based on LabView
[i=s]This post was last edited by Mr_Dai on 2018-11-9 16:05[/i] [b][size=5]LabView Notes 3[/size][/b][size=4]: Three methods based on LabView to implement dice games[/size] [b][size=3]Method 1[/size][...
Mr_Dai Creative Market
EEWORLD Chip Coin Bidding Activity——Feiling Embedded Industrial-Grade Cortex-A8 Development Board OK335xS-Ⅱ (Prize Already Issued)
[font=微软雅黑] The EEWORLD chip coin bidding event has begun. Are you ready for the chip coins? This time it's a heavyweight product - 3 pieces of Feiling embedded industrial-grade Cortex-A8 development ...
eric_wang Embedded System
Weekly highlights: 2018.6.25-7.1
[size=4]Hello everyone~ Another week has passed~ I took Yueyue to the beach to play on the weekend. The little guy was very excited to see the sea for the first time. He said goodbye to the sea when h...
okhxyyo Talking
【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC
[align=left][font=宋体] Implementation of wireless routing design based on ad hoc network on FPGA-SOC[font=宋体] [align=left][font=宋体] First of all, I apologize to everyone. Due to my busy work, I have no...
muhan9 FPGA/CPLD
The story of the dual_bank and single_bank upgrade of nrf51822 - on how little tacit understanding there is between engineers......
I'm really sleepy at the moment. After all, it's already 4:30 in the morning. But I really feel like I can't help feeling the indignation in my heart. So I decided to only post the conclusion first, a...
辛昕 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2721  834  2141  197  2680  55  17  44  4  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号