EEWORLDEEWORLDEEWORLD

Part Number

Search

570JBC001754DGR

Description
OSC XO 39.0625MHZ CMOS SMD
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570JBC001754DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570JBC001754DGR - - View Buy Now

570JBC001754DGR Overview

OSC XO 39.0625MHZ CMOS SMD

570JBC001754DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency39.0625MHz
Functionenable/disable (programmable)
outputCMOS
Voltage - Power1.71 V ~ 1.89 V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Can anyone tell me about the function of JQC-3F (T73) small relay?
[b][/b]...
liangjizeng Analog electronics
FPGA learning sharing---beginners' happiness (remember to use FPGA to complete the control and reading of DS18B20)
[size=4][u] Dear forum friends, [/size] [size=4] After the National Day, I started to talk about the graduation project warm-up topic given to me by my teacher in the forum space: Use the Red Hurrican...
zqzq501311 FPGA/CPLD
The core module design of handheld instrument based on MSP430
[color=red][font=arial][size=2]MSP430[/size][/font][/color][color=red][font=arial][size=2][/size][/ font][/color][color=red][font=arial][siz e=2]Handheld[/size][/font][/color][color=red][font=arial][s...
qwqwqw2088 Microcontroller MCU
Regarding the bit width issue
As the title says, I would like to ask an expert, how should I understand the bit width in Verilog? I have read several books and they only give a few simple examples, which is not very clear to me. W...
ruiquan765 FPGA/CPLD
Lock-in amplifier intelligent detection system
[p=30, null, left][font=宋体][size=3][color=#000000][b]1 Overview[/b] In order to reduce the tedious process of manually operating the phase-locked amplifier during measurement, a phase-locked amplifier...
fish001 Analogue and Mixed Signal
Electronic combination lock
[i=s]This post was last edited by paulhyde on 2014-9-15 04:23[/i] The electronic password lock may have some problems. Please help me analyze how to complete the function of the electronic lock!...
elle0406 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2564  1561  437  260  2479  52  32  9  6  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号