550AE19M2000DGR datasheet, PDF

Datasheet> All Categories > Passive components> 550AE19M2000DGR

550AE19M2000DGR: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550AE19M2000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550AE19M2000DGR	-	-	View	Buy Now

550AE19M2000DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AE19M2000DGR Parametric

Parameter Name	Attribute value
type	VCXO
frequency	19.2MHz
Function	enable/disable
output	LVPECL
Voltage - Power	3.3V
frequency stability	±20ppm
Absolute pulling range (APR)	±25ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	130mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

Motorcycle anti-theft alarm circuit diagram

Transistor time relay circuit 5a

40W super power circuit

Electronic ballast circuit using TDA4918 to drive halogen lamp

Multi-channel phase shift signal generator circuit

Application of IGBT in CO2 gas shielded welding power source

[Serial] [Starlight Lightning STM32F407 Development Board] Chapter 8 External Interrupt Experiment: Chapter 8 External Interrupt Experiment 8.1 Experimental Purpose This experiment aims to learn how to use the external input interrupt of STM32. The 4 key inputs in the previous chapter can actually b...; hejecu stm32/stm8

Good stuff to share with you: I wish you all a happy learning!...; zhuizhu12345 DSP and ARM Processors

How to Get PCB Pin Density: Can I directly get the average pin density of a PCB board in Altium Designer?...; dianzinihao PCB Design

【Nucleo Experience】+ 8x8 dot matrix driver (EX01): [i=s]This post was last edited by slotg on 2014-10-5 18:21[/i] There are many ways to develop Nucleo boards. In addition to the familiar tools such as KEIL and IAR, I chose to use MBED development, wh...; slotg stm32/stm8

Embedded Linux System Miniaturization Technology: Abstract: This paper introduces the application of Linux in the embedded field and the host and target machine development models, and gives a detailed description of the implementation process of the...; feifei Linux and Android

Confusion about driver development...: I just graduated this year and applied for a job in a company that said it was doing driver development. However, the department I applied for was the software department, not the driver department, a...; wangshenglin Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components