EEWORLDEEWORLDEEWORLD

Part Number

Search

530FB100M250DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530FB100M250DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530FB100M250DGR - - View Buy Now

530FB100M250DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530FB100M250DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency100.25MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Looking for protel 99se software
Requirements: Can add Chinese characters to PCB, no matter whether it is translated into Chinese or not. I downloaded three Protel 99se from the Internet, all of which can be translated into Chinese, ...
zhangkai0215 PCB Design
How to design the external clock circuit of cpld
I checked a lot of information about CPLD, and I found that the current textbooks are all about how to program, and rarely talk about basic circuits, such as how to design a minimum circuit that can m...
sunboy25 FPGA/CPLD
TI MSP-EXP430FR5739 Experimenter Board Kit
describe View image and its linkdescriptionThe MSP-EXP430FR5739 Experimenter Board is a development platform for the MSP430FR57xx devices. It supports the new generation of MSP430 microprocessor devic...
chen8710 Microcontroller MCU
could not open source file \"DSP281x_Device.h\"
I just started using CCS2 to program F2812 and encountered many problems. I could not open source file "DSP281x_Device.h". What is the reason? Please give me some advice!...
jiangyebula Microcontroller MCU
I have received the TI prize 128G USB flash drive and I quickly tested its speed.
Participated in the event [url]https://www.eeworld.com.cn/huodong/TIsmartlock_QA_201705/[/url] and was lucky enough to get a 128G USB flash drive, which I received only today. I hurriedly tested the s...
wgsxsm Talking
If and else have been matched, and latches are also generated
[font="][size=14px]In this code, if and else are already matched, why is there still a latch? When I change the number in the green box to all f, no latch is generated (I know how to fix other warning...
qianguangsha FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2704  1877  2759  1443  1747  55  38  56  30  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号