EEWORLDEEWORLDEEWORLD

Part Number

Search

530FB122M880DGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

530FB122M880DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530FB122M880DGR - - View Buy Now

530FB122M880DGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

530FB122M880DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency122.88MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
USB port simulator program compilation problem
The program had no problem before, but then I modified the program and added a few statements. During the compilation process, an error occurred: Code size limit exceeded (4096 code bytes) for this ve...
stronghui Microcontroller MCU
***IPCamera embedded development cooperation, those who are interested please enter***
Our company (a well-known state-owned enterprise) is seeking technical cooperation for IPCamera (network camera), including embedded development + hardware design, and central management platform deve...
roy226 Embedded System
Hi everyone, I'd like some advice on how to draw a PCB for an LED light strip. What software would be best? I'm learning DXP and haven't tried it yet.
Hello everyone, I want to ask for guidance on how to draw a LED light strip PCB circuit board, and what software is better to use. I am learning DXP, and I feel that it is not very good without simula...
菜鸟到处寻师 PCB Design
The specific model of the chip with the top label C80 88Z (known to be used as 4-way frequency division)
[table=98%] [tr][td][float=right] [/float] As shown in the figure, the first line of the chip top label is C80, and the second line is 88Z. It is known that it is used as a 4-frequency divider in the ...
huang0909 Discrete Device
Who has the Chinese compilation data of STM microcontroller, please share it
I found an English version on the official website. It's really tiring to read. Can someone translate it and share it with me?...
bluegrid stm32/stm8
Verilog source code for JTAG
...
FPGA小牛 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 950  1212  870  2584  1036  20  25  18  53  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号