EEWORLDEEWORLDEEWORLD

Part Number

Search

511BCA-ABAG

Description
OSC PROG LVDS 3.3V 20PPM EN/DS
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

511BCA-ABAG Overview

OSC PROG LVDS 3.3V 20PPM EN/DS

511BCA-ABAG Parametric

Parameter NameAttribute value
typeXO (Standard)
Programmable typeProgrammed by Digi-Key (please enter your desired frequency on the website order form)
Available frequency range100kHz ~ 124.999MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Frequency stability (overall)±30ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
high0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Impact of interrupts on SXM flags
Like the following assembly: [/color][/align][align=left][color=#000]SETC SXM[/color][/align][align=left][color=#000]NOP[/color][/align][align=left][color=#000]LACC #8000h[/color][/align][align=left][...
kane Microcontroller MCU
Please help me solve the RS485 communication problem
Please help me with the RS485 communication problem. There is one host and two slaves, which are used for motion control and data acquisition. The development platforms are C8051F020 and KEIL C. The p...
hhl0208 Integrated technical exchanges
Regarding the dispute in TaoeTao section, EE manager is asking for help!
Recently, some unpleasant things happened in the TaoeTao section (second-hand transactions), and Xiaoguan said that he was very hurt. After hesitating and having a headache for a whole morning, he sti...
soso Suggestions & Announcements
ALTERA UNIPHY DDR2 initialization failed
I used Quartus 15 to generate Uniphy DDR2 IP. After testing on the board, I found that the pll and dll lock signals were high, indicating that the clock has been locked. However, the local_cal_fail si...
孙凯 FPGA/CPLD
Does vxworks provide a hash table? How to use it?
Thanks...
yyb0034 Real-time operating system RTOS
2013 Electronic Design Competition Questions
[i=s] This post was last edited by paulhyde on 2014-9-15 03:19 [/i] Please advise me, what will be the power supply questions this year? What components should I buy?...
1226364544 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1851  1811  2511  2870  1378  38  37  51  58  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号