tests are performed at 50% maximum load, and with minimum capacitance at both outputs
STATUS INDICATORS AND CONTROL SIGNALS
INPUT LED
Condition
Input Voltage Present
Input Voltage fault or warning
Input off
POWER LED
Condition
Fault concurrent indication via PMBus Status_x registers
Warning, concurrent indication via PMBus Status_x registers
Standby, 12Vdc Main output off, Vstby On
Power Good 12Vdc Main output on, Vstby On
Power Off 12Vdc Main output off, Vstby Off
LED Status
Solid Green
Blinking Green
Off
LED Status
Solid Amber
Blinking Amber
Blinking Green
Solid Green
Off
www.murata-ps.com/support
D1U54P-W-450-12-HXXC.A04
Page 3 of 9
54mm 1U Front End AC-DC Power Supply Converter
STATUS AND CONTROL SIGNALS
D1U54P-W-450-12-HxxC Series
Signal Name
I/O
Description
The signal output is driven high when input source is available and within acceptable limits. The
output is driven low to indicate loss of input power.
There is a minimum of 1ms pre-warning time before the signal is driven low prior to the PWR_OK
signal going low. The power supply must ensure that this interface signal provides accurate status
when AC power is lost.
The signal is asserted, driven high, by the power supply to indicate that the main output is valid.
Should a main output or standby output fault occur, the PW_OK signal will de-assert + driven low. 5V
& 3.3V Standby output products do not de-assert the PW_OK signal during OCP event on the standby
output.
PW_OK output is driven low to indicate that the Main output is outside of lower limit of regulation.
The signal output is driven low to indicate that the power supply has detected a warning or fault and
is intended to alert the system. This output must be driven high when the power is operating
correctly (within specified limits).
The signal will revert to a high level when the warning/fault stimulus (that caused the alert) is
removed. As reported by PMBus Status_x Registers, with exception of Status_CML.
The signal is used to detect the presence (installation) of a PSU by the host system. The signal is
connected to PSU logic +VSB_Return within the power module.
This signal is pulled up internally to the internal housekeeping supply (within the power supply). The
power supply main 12Vdc output will be enabled when this signal is pulled low to +VSB_Return.
In the low state the signal input shall not source more than 1mA of current. The 12Vdc output will be
disabled when the input is driven higher than 2.4V, or open circuited. Cycling this signal shall clear
latched fault conditions.
Interface Details
Pulled up internally via 10K to V
DD
*.
A logic high >2.0Vdc
A logic low <0.8Vdc
Driven low by internal CMOS buffer
(open drain output).
Pulled up internally via 10K to V
DD
*.
A logic high >2.0Vdc
A logic low <0.8Vdc
Driven low by internal CMOS buffer
(open drain output).
Pulled up internally via 10K to V
DD
*.
A logic high >2.0Vdc
A logic low <0.8Vdc
Driven low by internal CMOS buffer
(open drain output).
Passive connection to +VSB_Return.
A logic low <0.8Vdc
INPUT_OK (AC Source)
Output
Link to connector pin
PW_OK (Output OK)
Link to connector pin
Output
SMB_ALERT
(FAULT/WARNING)
Link to connector pin
Output
PRESENT_L
(Power Supply Absent) Output
Link to connector pin
PS_ON
(Power Supply
Enable/Disable
Link to connector pin
PS_KILL
Link to connector pin
Input
Input
ADDR (Address Select)
Input
Link to connector pin
SCL (Serial Clock)
Link to connector pin
Both
SDA (Serial Data)
Link to connector pin
Both
Pulled up internally via 10K to V
DD
*.
A logic high >2.0Vdc
A logic low <0.8Vdc
Input is via CMOS Schmitt trigger
buffer.
Pulled up internally via 10K to V
DD
*.
This signal is used during hot swap to disable the main output during hot swap extraction. The input is A logic high >2.0Vdc
pulled up internally to V
DD
* (within the power supply).
A logic low <0.8Vdc
The signal is provided on a short (lagging pin) and should be connected to +VSB_Return.
Input is via CMOS Schmitt trigger
buffer.
An analog input that is used to set the address of the internal slave devices (EEPROM and
DC voltage between the limits of 0 and
microprocessor) used for digital communications.
+3.3Vdc.
Connection of a suitable resistor to +VSB_Return, in conjunction with an internal resistor divider
chain, will configure the required address.
See configuraiton table for details.
** V
IL
is 0.8V maximum
A serial clock line compatible with PMBus
TM
Power Systems Management Protocol Part 1 – General
Requirements Rev 1.1.
V
OL
is 0.4V maximum when sinking
No additional internal capacitance is added that would affect the speed of the bus.
3mA
The signal is provided with a series isolator device to disconnect the internal power supply bus in the V
IH
is 2.1V minimum
event that the power module is unpowered,
** V
IL
is 0.8V maximum
A serial data line compatible with PMBus
TM
Power Systems Management Protocol Part 1 – General
V
OL
is 0.4V maximum when sinking
Requirements Rev 1.1.
The signal is provided with a series isolator device to disconnect the internal power supply bus in the 3mA
V
IH
is 2.1V minimum
event that the power module is unpowered,
Remote sense connections intended to be connected at and sense the voltage at the point of load.
The voltage sense will interact with the internal module regulation loop to compensate for voltage
drops due to connection resistance between the output connector and the load.
If remote sense compensation is not required then the voltage can be configured for local sense
by:
1. V1_SENSE directly connected to power gold fingers P1-P8 (inclusive)
2. V1_SENSE_RTN directly connected to gold fingers P9 to P16 (inclusive)
The current sharing signal is connected between sharing units (forming an ISHARE bus). It is an
input and/or an output (bi-directional analog bus) as the voltage on the line controls the current
share between sharing units.
A power supply will respond to a change in this voltage but a power supply can also change the
voltage depending on the load drawn from it.
On a single unit the voltage on the pin (and the common ISHARE bus would read 8VDC at 100%
load (module capability). For two identical units sharing the same 100% load this would read
V1_SENSE
V1SENSE_RTN
Input
Compensation for a up to 0.12Vdc
total connection drop (output and
return connections).
ISHARE
Link to connector pin
Bi-
Directional
Digital Bus
Analogue voltage:
+8V maximum; 10K to +12V_RTN
*VDD is an internal voltage rail derived from VSB and an internal housekeeping rail (“diode ORed”) and is compatible with the voltage tolerances of VSB).
**For
robust PMBus communications, it is recommended SDA and SCA lines be pulled up via external resistors to a voltage of 3.3V or greater.
www.murata-ps.com/support
D1U54P-W-450-12-HXXC.A04
Page 4 of 9
54mm 1U Front End AC-DC Power Supply Converter
TIMING SPECIFICATIONS
Turn-On Delay & Output Rise Time:
D1U54P-W-450-12-HxxC Series
1. The turn-on delay after application of AC input within the operating range shall as defined in the following tables.
2. The output rise times shall be measured from 10% of the nominal output to the lower limit of the regulation band as defined in the following tables.
Time
Vsb Rise time
V1 Rise time
Vsb Power-on-delay
V1 Power-on-delay
V1 PS_ON delay
V1 PWOK delay
ACOK detect
TIMING SPECIFICATIONS
Turn-Off (Shutdown by PS_ON)
Min
-
6ms
-
-
100ms
100ms
300ms
Max
10ms
60ms
2700ms
3000ms
150ms
300ms
1500ms
Turn-Off Timing
V1 Fall time
V1 PS_OFF delay
PW_OK delay off
Min
-
-
1ms
Max
-
10ms
-
Notes
Must be monotonic
1. Note this characteristic is applicable for the main 12Vdc output shutdown from PS_ON pulled high.
京公网安备 11010802033920号
EEWORLD
