512BBA000644AAGR datasheet, PDF

Datasheet> All Categories > Passive components> 512BBA000644AAGR

512BBA000644AAGR: DescriptionDUAL FREQUENCY XO, OE PIN 2; CategoryPassive components; File Size597KB，23 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

512BBA000644AAGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	512BBA000644AAGR	-	-	View	Buy Now

512BBA000644AAGR Overview

DUAL FREQUENCY XO, OE PIN 2

512BBA000644AAGR Parametric

Parameter Name	Attribute value
type	XO (Standard)
Frequency - Output 1	161.1328MHz, 174.7031MHz
Frequency - Output 2	-
Frequency - Output 3	-
Frequency - Output 4	-
Function	enable/disable
output	LVDS
Voltage - Power	3.3V
frequency stability	±25ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	23mA
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
high	0.071"（1.80mm）
Package/casing	6-SMD, no leads
Current - Power (disabled) (maximum)	18mA

Preview

Download Datasheet

View All

S i 5 1 2 / 5 13

U A L

REQUENCY

R Y S TA L

SCILLATOR

(X O )

100 k H

Z T O

250 MH

Features



Supports any frequency from



100 kHz to 250 MHz



Two selectable output frequencies

Low-jitter operation



2 to 4 week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and

DLD



On-chip LDO regulator for power



supply noise filtering

3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Runt suppression on OE and

power on

Industry standard 5x7, 3.2x5, and

2.5x3.2 mm packages

Pb-free, RoHS compliant

–40

to 85

C operation

Si5602

2.5x3.2mm

5x7mm and 3.2x5mm

Applications

SONET/SDH/OTN



Gigabit Ethernet



Fibre Channel/SAS/SATA



PCI Express



Ordering Information:

See page 13.

Broadcast video



Switches/routers



Telecom



FPGA/ASIC clock generation



Pin Assignments:

See page 12.

Description

The Si512/513 dual frequency XO utilizes Silicon Laboratories' advanced

PLL technology to provide any frequency from 100 kHz to 250 MHz. Unlike a

traditional XO where a different crystal is required for each output frequency,

the Si512/513 uses one fixed crystal and Silicon Labs’ proprietary any-

frequency synthesizer to generate any frequency across this range. This IC-

based approach allows the crystal resonator to provide enhanced reliability,

improved mechanical robustness, and excellent stability. In addition, this

solution provides superior supply noise rejection, simplifying low jitter clock

generation in noisy environments. The Si512/513 is factory-configurable for a

wide variety of user specifications, including frequency, supply voltage,

output format, output enable polarity, and stability. Specific configurations are

factory-programmed at time of shipment, eliminating long lead times and

non-recurring engineering charges associated with custom frequency

oscillators.

GND

CLK

Si512 CMOS Dual XO

GND

CLK

Si513 CMOS Dual XO

CLK–

CLK+

Functional Block Diagram

GND

Si512 LVDS/LVPECL/HCSL/CMOS

Dual XO

GND

Fixed

Frequency

Oscillator

Power Supply Filtering

Any-Frequency

0.1 to 250 MHz

DSPLL

Synthesis

CLK+

CLK–

CLK+

Si513 LVDS/LVPECL/HCSL/CMOS

Dual XO

GND

Rev. 1.2 6/18

Si512/13

Recommended Resources

Laser detection anti-theft alarm circuit

U-shaped fluorescent lamp wiring b

220V AC mains directly drives small relay circuit_2

Light control switch circuit diagram

555 square wave generator with adjustable duty cycle

What books do you read when learning analog electronics?: I have been studying analog electronics for a long time. I have only read the textbooks in school. I don't feel very clear about it. Although I got a high score in the exam, I still feel that it is ve...; silentstorm321f Analog electronics

Can I use an encoder to provide an external clock to TimerA? Will it damage the chip?: Since G2553 does not have a pulse accumulator, I set P1.0 to the TAClk function and connected it to the photoelectric encoder. This turned TimerA0 into a pulse accumulator. In order to eliminate jitte...; xxd_9980 Microcontroller MCU

EEWORLD University-Improve system performance through Altera's new memory controller IP: Improve system performance with Altera's new memory controller IP : https://training.eeworld.com.cn/course/2080Timing and signaling are key factors in external memory design. Altera's new memory contr...; chenyy FPGA/CPLD

How to enhance anti-interference capability in PCB design: Printed circuit board (PCB) is the support for circuit components and devices in electronic products. It provides electrical connections between circuit components and devices. With the rapid developm...; ESD技术咨询 PCB Design

Introduction to I2C Protocol: 1. Some characteristics of the I2C bus:Only two bus lines are required: one serial data line SDA and one serial clock line SCLEach device connected to the bus can be addressed by software with a uniqu...; 楞伽山人 stm32/stm8

GPRS error problem: [i=s]This post was last edited by chenbingjy on 2018-1-20 12:39[/i] [color=#444444][font=Tahoma,]I'm working on GPRS recently, and the module I'm using is YYW_M203C.[/font][/color] [color=rgb(68,68,68...; chenbingjy stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components